DSPIC30F1010-20E/MM Microchip Technology, DSPIC30F1010-20E/MM Datasheet - Page 105
DSPIC30F1010-20E/MM
Manufacturer Part Number
DSPIC30F1010-20E/MM
Description
6KB, Flash, 256bytes-RAM, 30MIPS, 21I/O, 16-bit Family,nanoWatt 28 QFN-S 6x6mm T
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F1010-20E/MM
Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
6KB (2K x 24)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM300023 - KIT DEMO DSPICDEM SMPS BUCK
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F1010-20E/MM
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
DSPIC30F1010-20E/MM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- AC164335 PDF datasheet
- DM300023 PDF datasheet #2
- DM300023 PDF datasheet #3
- DSPIC30F2011-20ISO PDF datasheet #4
- DSPIC30F2011-20IP PDF datasheet #5
- DSPIC30F1010-30ISO PDF datasheet #6
- DSPIC30F1010-30ISO PDF datasheet #7
- Current page: 105 of 286
- Download datasheet (5Mb)
11.4.1
The PWM period is specified by writing to the PRx reg-
ister. The PWM period can be calculated using
Equation 11-1.
EQUATION 11-1:
PWM frequency is defined as 1/[PWM period].
When the selected TMRx is equal to its respective
period register, PRx, the following four events occur on
the next increment cycle:
• TMRx is cleared.
• The OCx pin is set.
• The PWM duty cycle is latched from OCxRS into
• The corresponding timer interrupt flag is set.
See Figure 11-1 for key PWM period comparisons.
Timer3 is referred to in the figure for clarity.
11.4.2
When control bits OCM<2:0> (OCxCON<2:0>) = 111,
Fault protection is enabled via the OCFLTA pin. If the a
logic ‘0’ is detected on the OCFLTA pin, the output pins
are placed in a high-impedance state. The state
remains until:
• the external Fault condition has been removed
• the PWM mode is reenabled by writing to the
As a result of the Fault condition, the OCxIF interrupt is
asserted, and an interrupt will be generated, if enabled.
Upon detection of the Fault condition, the OCFLTx bit
in the OCxCON register is asserted high. This bit is a
read-only bit and will be cleared once the external Fault
condition has been removed, and the PWM mode is
reenabled by writing the appropriate mode bits,
OCM<2:0> in the OCxCON register.
© 2006 Microchip Technology Inc.
- Exception 1: If PWM duty cycle is 0x0000,
- Exception 2: If duty cycle is greater than PRx,
OCxR.
and
appropriate control bits
the OCx pin will remain low.
the pin will remain high.
PWM period = [(PRx) + 1] • 4 • T
PWM PERIOD
PWM WITH FAULT PROTECTION
INPUT PIN
PWM PERIOD
(TMRx prescale value)
OSC
•
Preliminary
11.5
When the CPU enters the Sleep mode, all internal
clocks are stopped. Therefore, when the CPU enters
the Sleep state, the output compare channel will drive
the pin to the active state that was observed prior to
entering the CPU Sleep state.
For example, if the pin was high when the CPU
entered the Sleep state, the pin will remain high. Like-
wise, if the pin was low when the CPU entered the
Sleep state, the pin will remain low. In either case, the
output compare module will resume operation when
the device wakes up.
11.6
When the CPU enters the Idle mode, the output
compare module can operate with full functionality.
The output compare channel will operate during the
CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at
logic ‘0’ and the selected time base (Timer2 or Timer3)
is enabled and the TSIDL bit of the selected timer is
set to logic ‘0’.
dsPIC30F1010/202X
Output Compare Operation During
CPU Sleep Mode
Output Compare Operation During
CPU Idle Mode
DS70178C-page 103
Related parts for DSPIC30F1010-20E/MM
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MODULE DSPIC30F SAMPLE 64QFP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MODULE DSPIC30F SAMPLE 80QFP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MPLAB C Compiler For DsPIC DSCs
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MODULE PLUG-IN PIC18F4431
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 12KB 40MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 24KB 40MHZ, 5.5V, TQFP44
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 48KB, 40MHZ, 5.5V, DIP40
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 48KB 20MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 66KB, 40MHZ 5.5V TQFP-64
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 12KB, 40MHZ, 5.5V, QFN28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
16BIT 30MIPS DSPIC, 30F2010, DIP28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
16BIT MCU-DSP 30MHZ, SMD, 30F5011
Manufacturer:
Microchip Technology
Datasheet: