DSPIC30F4013-20E/ML Microchip Technology, DSPIC30F4013-20E/ML Datasheet
DSPIC30F4013-20E/ML
Specifications of DSPIC30F4013-20E/ML
Related parts for DSPIC30F4013-20E/ML
DSPIC30F4013-20E/ML Summary of contents
Page 1
... These devices may be identified by the following message that appears in the MPLAB Window under MPLAB IDE, when a “Reset and Connect” operation is performed within MPLAB IDE: Setting Vdd source to target Target Device dsPIC30F4013 found, revision = 0x1001 ...Reading ICD Product ID Running ICD Self Test ...Passed ...
Page 2
... SDA and SCL pins, causing a false communication start in a single-master configuration or a bus collision in a multi-master configuration. The following sections describe the errata and work around to these errata, where they may apply. © 2008 Microchip Technology Inc. ® DSC ...
Page 3
... Adding an accumulator write back (a dummy write back if needed) to either of the MAC class instructions not use the + = address modification not prefetch data from Y data space. © 2008 Microchip Technology Inc. dsPIC30F3014/4013 2. Module: CPU – Instruction DAW.b The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR< ...
Page 4
... Result in W4 (3) SR<1:0> bits , Result in W2 (3) SR<1:0> bits (4) SR<15:10> bits CORRECT RESULTS ;Load PSVPAG register ;Enable PSV ;Set up W1 for ;indirect PSV access ;from 0x000200 ;works ok ;Load W2 with data ;from program memory ;Carry flag and W4 ;results are ok! © 2008 Microchip Technology Inc. ...
Page 5
... DISI_PROTECT(X) {\ __asm__ volatile (“DISI #0x1FFF”);\ X; \ DISICNT = 0; } DISI_PROTECT(SRbits.IPL = 0x5); © 2008 Microchip Technology Inc. dsPIC30F3014/4013 Work around The user may disable interrupt nesting or execute a DISI instruction before modifying the CPU IPL or Interrupt 1 setting. A minimum DISI value required if the DISI is executed immediately before the CPU IPL or Interrupt 1 is modified, as shown in Example 4 ...
Page 6
... After disabling the DCI module by clearing the DCIEN bit, the application should further set the DCI Module Disable bit, DCIMD (PMD1<8>). The port functions associated with the DCI module (RB9, RB10, RB11 and RB12) may now be used. © 2008 Microchip Technology Inc. ...
Page 7
... PORTE will be modified by a write to address 0x0DA PORTF will be modified by a write to address 0x0E0 Work around User software should avoid writing to the unimplemented locations listed above. © 2008 Microchip Technology Inc. dsPIC30F3014/4013 12. Module: 4x PLL Operation When the 4x PLL mode of operation is selected, . ...
Page 8
... GotoSleep( ) function call. This ensures that the device continues executing the correct code sequence after waking up from Sleep mode. Example 8 demonstrates described above would apply to a dsPIC30F3014 device. the function call would be following the or _GotoSleep the work around © 2008 Microchip Technology Inc. ...
Page 9
... Note: The above work around is recommended for users for whom application hardware changes are not possible. © 2008 Microchip Technology Inc. dsPIC30F3014/4013 ; Ensure flag is reset ; Return from Interrupt Service Routine Work around 3: Instead of executing a PWRSAV #0 instruction to ...
Page 10
... If the D_A flag and the I2COV flag are both set, a valid data byte was received and a previous valid data byte was lost. It will be necessary to code for handling this overflow condition. © 2008 Microchip Technology Inc slave interrupt 2 C nodes. ...
Page 11
... Clock Failure Status bit (OSCCON<3>). If this bit is clear, return from the trap service routine immediately and continue program execution. © 2008 Microchip Technology Inc. dsPIC30F3014/4013 23. Module: PSV Operations An address error trap occurs in certain addressing modes when accessing the first four bytes of an PSV page ...
Page 12
... For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin. DS80228K-page module is that have 2 C © 2008 Microchip Technology Inc. ...
Page 13
... C), and 23 (Timer). Removed silicon issue 13 (Using OSC2/RC15 pin for Digital I/O). Revision K (9/2008) 2 Replaced issues 19 and with issue 26 (I Added silicon issues 22 (PLL Lock Status Bit), 23 (PSV 2 Operations) and 24-26 (I C). © 2008 Microchip Technology Inc. dsPIC30F3014/4013 2 C), and 21 (I/O 2 C). DS80228K-page 13 ...
Page 14
... NOTES: DS80228K-page 14 © 2008 Microchip Technology Inc. ...
Page 15
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. 01/02/08 ...