USBN9604-28MX National Semiconductor, USBN9604-28MX Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
USBN9604-28MX
Manufacturer Part Number
USBN9604-28MX
Description
IC,Bus Controller,SOP,28PIN
Manufacturer
National Semiconductor
Specifications of USBN9604-28MX
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
USBN9604-28MX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
NS21
Quantity:
1 495
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
www.national.com
6.0 Functional Description
6.2.3
Figure 23 illustrates the register hierarchy for event reporting.
.
6.3 POWER SAVING MODES
To minimize the power consumption of the USB node, the device can be set to a static Halt mode. During Halt mode, the
clock oscillator circuit is disabled, stopping the external 24 MHz clock and 48 MHz frequency doubler, as well as the clock
output signal provided on the CLKOUT pin. However, all device internal status and register settings are preserved.
The device is set to Halt mode under the following conditions:
If Halt On Suspend (HOS) is enabled (the HOS bit in the WKUP register is set to 1), the device enters Halt mode
when the node is set in Suspend state. Writing a 1 to HOS after the node is in Suspend state has no effect.
If the node is not attached, the device enters Halt mode, when the Force Halt bit (FHT) in the Wake-Up register is
set to 1.
Programming Model
FWEV
RXEV
(Continued)
Figure 23. Register Hierarchy
TXEV
28
MAEV
RXS0
RXC0
RXD0
RXCx
RXDy
TXS0
TXC0
TXD0
TXCx
TXDx
RXSy
TXSx
ALTEV
RFIFOy
TFIFOx
64 byte
64 byte
FIFO0
8 byte
EPC0
EPCx
EPCy
NAKEV