AD1939YSTZRL Analog Devices Inc, AD1939YSTZRL Datasheet - Page 7
![4-ADC 8-DAC Audio Codec W/on Chip PLL](/photos/6/60/66065/505-64-lqfp_sml.jpg)
AD1939YSTZRL
Manufacturer Part Number
AD1939YSTZRL
Description
4-ADC 8-DAC Audio Codec W/on Chip PLL
Manufacturer
Analog Devices Inc
Type
General Purposer
Datasheet
1.AD1939YSTZ.pdf
(32 pages)
Specifications of AD1939YSTZRL
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
4 / 8
Sigma Delta
Yes
S/n Ratio, Adcs / Dacs (db) Typ
94 / 94
Dynamic Range, Adcs / Dacs (db) Typ
105 / 110
Voltage - Supply, Analog
3 V ~ 3.6 V
Voltage - Supply, Digital
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD1939YSTZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Parameter
SPI PORT
DAC SERIAL PORT
ADC SERIAL PORT
AUXILIARY INTERFACE
t
t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CCLK
CCH
CCL
CDS
CDH
CLS
CLH
CLHIGH
COE
COD
COH
COTS
DBH
DBL
DLS
DLH
DLS
DDS
DDH
ABH
ABL
ALS
ALH
ALS
ABDD
AXDS
AXDH
DXDD
XBH
XBL
DLS
DLH
Condition
CCLK high
CCLK low
CCLK frequency
CIN setup
CIN hold
CLATCH setup
CLATCH hold
CLATCH high
COUT enable
COUT delay
COUT hold
COUT tristate
DBCLK high
DBCLK low
DLRCLK setup
DLRCLK hold
DLRCLK skew
DSDATA setup
DSDATA hold
ABCLK high
ABCLK low
ALRCLK setup
ALRCLK hold
ALRCLK skew
ASDATA delay
AAUXDATA setup
AAUXDATA hold
DAUXDATA delay
AUXBCLK high
AUXBCLK low
AUXLRCLK setup
AUXLRCLK hold
Rev. C | Page 7 of 32
Comments
See Figure 11
f
To CCLK rising
From CCLK rising
To CCLK rising
From CCLK falling
Not shown in Figure 11
From CCLK falling
From CCLK falling
From CCLK falling, not shown in Figure 11
From CCLK falling
See Figure 24
Slave mode
Slave mode
To DBCLK rising, slave mode
From DBCLK rising, slave mode
From DBCLK falling, master mode
To DBCLK rising
From DBCLK rising
See Figure 25
Slave mode
Slave mode
To ABCLK rising, slave mode
From ABCLK rising, slave mode
From ABCLK falling, master mode
From ABCLK falling
To AUXBCLK rising
From AUXBCLK rising
From AUXBCLK falling
To AUXBCLK rising
From AUXBCLK rising
CCLK
= 1/t
CCP
; only t
CCP
shown in Figure 11
Min
35
35
10
10
10
10
10
30
10
10
10
5
−8
10
5
10
10
10
5
−8
10
5
10
10
10
5
AD1939
Max
10
30
30
30
+8
+8
18
18
Unit
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns