AD5560JSVUZ-REEL Analog Devices Inc, AD5560JSVUZ-REEL Datasheet - Page 44
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5560JSVUZ-REEL
Manufacturer Part Number
AD5560JSVUZ-REEL
Description
1.2A Programmable DPS With DACs
Manufacturer
Analog Devices Inc
Type
Power Supplyr
Datasheet
1.AD5560JSVUZ-REEL.pdf
(60 pages)
Specifications of AD5560JSVUZ-REEL
Design Resources
Integrated Device Power Supply for PAD with Output Voltage Range 0 V to 25 V (CN0130)
Applications
Automatic Test Equipment
Mounting Type
Surface Mount
Package / Case
64-TQFP Exposed Pad, 64-eTQFP, 64-HTQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD5560JSVUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD5560JSVUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5560
CONTROL REGISTERS
DPS AND DAC ADDRESSING
The serial word assignment consists of 24 bits, as shown in
Table 16. All write-to registers can be read back. There are
some read-only registers (Address 0x43 and Address 0x44).
DAC x2 registers are not available for readback.
Table 16. Serial Word Assignment
B23
R/W
Table 17. Read or Write Register Addressing
Address
0x0
0x1
Register
NOP
System
control
register
Address bits
[B22:B16]
Default
0x0000
0x0000
NOP command; performs no operation.
Bit
15
14
13
12
11
10
9
8
7
6:0
Name
TMP[1:0]
Gain[1:0]
FINGND
CPO
PD
LOAD
Unused
Function
Thermal shutdown bits. TMP1, TMP0 allow the user to program the thermal
shutdown temperature of operation.
TMP
0
1
2
3
MEASOUT output range. The MEASOUT range defaults to the voltage force span for
voltage and current measurements (this is ±12.81 V), which includes some overrange
to allow for error correction. The MEASOUT range can be reduced by using the gain
bits. This allows for use of asymmetrical supplies or for use of a smaller input range ADC.
MEASOUT gain settings do not translate the low voltage temperature sensor signal
(TSENSE).
Gain
0
1
2
3
To allow for system error correction, there is an additional gain of 0.125 for the force
function if this error correction is used as intended; then the output range on
MEASOUT scales accordingly (see Table 9).
Writing a 1 to FINGND switches the positive input of the force amplifier to GND; when
0, the input of the force amplifier is connected to the output of the force DAC.
Write a 1 to the CPO bit to enable a simple window comparator function. In this
mode, only one comparator output is available (CPOH/CPO). This provides two bits of
information. The compared value is either inside or outside the window and enables
the user to bring only one line back to the controller per DPS device.
This bit powers down the force amplifier block. Note that the amplifier must be
powered up but inhibited (SW-INH or HW_INH), to meet leakage specifications. A 0
powers this block down (default).
Updates to registers listed in the following LOAD function column do not occur until
the active LOAD pin is brought low (or in the case of LOAD 3, until BUSY goes high).
LOAD
0
1
2
3
Set to 0.
Rev. C | Page 44 of 60
LOAD Function
Default operation, CLEN and HW_INH function normally.
The CLEN pin is a LOAD input.
The HW_INH pin is a LOAD input.
The device senses the BUSY open-drain pin and doesn't update until that
goes high. No LOAD hardware pin. CLEN and HW_INH function normally.
Action
Shutdown at a T
Shutdown at a T
Shutdown at a T
Shutdown at a T
MEASOUT Gain
1
1
0.2
0.2
A no operation (NOP) command performs no function within
the device. This code may be useful when performing a
readback function where a change of DAC or DPS register is
not required.
Data Bits, MSB First
J
J
J
J
of 130°C (power-on default)
of 120°C
of 110°C
of 100°C
[B15:B0]
Data bits
MI Gain
20
10
20
10