AD5560JSVUZ-REEL Analog Devices Inc, AD5560JSVUZ-REEL Datasheet - Page 59
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5560JSVUZ-REEL
Manufacturer Part Number
AD5560JSVUZ-REEL
Description
1.2A Programmable DPS With DACs
Manufacturer
Analog Devices Inc
Type
Power Supplyr
Datasheet
1.AD5560JSVUZ-REEL.pdf
(60 pages)
Specifications of AD5560JSVUZ-REEL
Design Resources
Integrated Device Power Supply for PAD with Output Voltage Range 0 V to 25 V (CN0130)
Applications
Automatic Test Equipment
Mounting Type
Surface Mount
Package / Case
64-TQFP Exposed Pad, 64-eTQFP, 64-HTQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD5560JSVUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD5560JSVUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful consid-
eration of the power supply and ground return layout helps
to ensure the rated performance. The printed circuit board
on which the AD5560 is mounted should be designed so that
the analog and digital sections are separated and confined to
certain areas of the board. If the AD5560 is in a system where
multiple devices require an AGND-to-DGND connection, the
connection should be made at one point only. The star ground
point should be established as close as possible to the device.
The DGND connection in the AD5560 should be treated as
AGND and returned to the AGND plane. For more detail on
decoupling for mixed signal applications, refer to Analog
Devices
For supplies with multiple pins (AV
recommended to tie these pins together and to decouple
each supply once.
The AD5560 should have ample supply decoupling of 10 μF
in parallel with 0.1 μF on each supply located as close to the
part as possible, ideally right up against the device. The 10 μF
capacitors are the tantalum bead type. The 0.1 μF capacitor
should have low effective series resistance (ESR) and effective
series inductance (ESL), such as the common ceramic capaci-
tors that provide a low impedance path to ground at high
frequencies to handle transient currents due to internal logic
switching.
Tutorial MT
031.
SS
, AV
DD
, DV
CC
), it is
Rev. C | Page 59 of 60
Digital lines running under the device should be avoided because
these couple noise onto the device. The analog ground plane
should be allowed to run under the AD5560 to avoid noise
coupling. The power supply lines of the AD5560 should use as
large a trace as possible to provide low impedance paths and
reduce the effects of glitches on the power supply line. Fast
switching digital signals should be shielded with digital ground
to avoid radiating noise to other parts of the board and should
never be run near the reference inputs. It is essential to
minimize noise on all VREF lines. Avoid crossover of digital
and analog signals. Traces on opposite sides of the board
should run at right angles to each other. This reduces the effects
of feedthrough throughout the board. As is the case for all thin
packages, care must be taken to avoid flexing the package and
to avoid a point load on the surface of this package during the
assembly process.
Also note that the exposed paddle of the AD5560 is internally
connected to the negative supply AV
SS
.
AD5560