AD9778ABSVZ Analog Devices Inc, AD9778ABSVZ Datasheet - Page 8
![IC,D/A CONVERTER,DUAL,14-BIT,CMOS,TQFP,100PIN](/photos/6/60/66082/sv-100-1_sml.jpg)
AD9778ABSVZ
Manufacturer Part Number
AD9778ABSVZ
Description
IC,D/A CONVERTER,DUAL,14-BIT,CMOS,TQFP,100PIN
Manufacturer
Analog Devices Inc
Specifications of AD9778ABSVZ
Number Of Bits
14
Data Interface
Parallel
Number Of Converters
2
Voltage Supply Source
Analog and Digital
Power Dissipation (max)
300mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP
Package
100TQFP EP
Resolution
14 Bit
Conversion Rate
1 GSPS
Architecture
Interpolation Filter
Digital Interface Type
Parallel
Number Of Outputs Per Chip
2
Output Type
Current
Full Scale Error
±2(Typ) %FSR
Integral Nonlinearity Error
±1.5(Typ) LSB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9778A-EBZ - BOARD EVALUATION AD9778A
Settling Time
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9778ABSVZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Company:
Part Number:
AD9778ABSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9778ABSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9778ABSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD9776A/AD9778A/AD9779A
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 7. AD9776A Pin Function Descriptions
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Mnemonic
CVDD18
CVDD18
CGND
CGND
REFCLK+
REFCLK−
CGND
CGND
CVDD18
CVDD18
CGND
AGND
SYNC_I+
SYNC_I−
DGND
DVDD18
P1D<11>
P1D<10>
P1D<9>
NC = NO CONNECT
Description
1.8 V Clock Supply.
1.8 V Clock Supply.
Clock Ground.
Clock Ground.
Differential Clock Input.
Differential Clock Input.
Clock Ground.
Clock Ground.
1.8 V Clock Supply.
1.8 V Clock Supply.
Clock Ground.
Analog Ground.
Differential Synchronization Input.
Differential Synchronization Input.
Digital Ground.
1.8 V Digital Supply.
Port 1, Data Input D11 (MSB).
Port 1, Data Input D10.
Port 1, Data Input D9.
REFCLK+
REFCLK–
P1D<11>
P1D<10>
SYNC_I+
SYNC_I–
CVDD18
CVDD18
CVDD18
CVDD18
DVDD18
DVDD18
P1D<9>
P1D<8>
P1D<7>
P1D<6>
P1D<5>
CGND
CGND
CGND
CGND
CGND
AGND
DGND
DGND
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
3
9
2
4
5
6
7
8
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
PIN 1
Figure 3. AD9776A Pin Configuration
Rev. A | Page 8 of 60
(Not to Scale)
AD9776A
TOP VIEW
ANALOG DOMAIN
DIGITAL DOMAIN
Pin
No.
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Mnemonic
P1D<8>
P1D<7>
DGND
DVDD18
P1D<6>
P1D<5>
P1D<4>
P1D<3>
P1D<2>
P1D<1>
P1D<0>
NC
DGND
DVDD18
NC
NC
NC
DATACLK
DVDD33
Description
Port 1, Data Input D8.
Port 1, Data Input D7.
Digital Ground.
1.8 V Digital Supply.
Port 1, Data Input D6.
Port 1, Data Input D5.
Port 1, Data Input D4.
Port 1, Data Input D3.
Port 1, Data Input D2.
Port 1, Data Input D1.
Port 1, Data Input D0 (LSB).
No Connect.
Digital Ground.
1.8 V Digital Supply.
No Connect.
No Connect.
No Connect.
Data Clock Output.
3.3 V Digital Supply.
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
I120
VREF
IPTAT
AGND
IRQ
RESET
CSB
SCLK
SDIO
SDO
PLL_LOCK
DGND
SYNC_O+
SYNC_O–
DVDD33
DVDD18
NC
NC
NC
NC
P2D<0>
DGND
DVDD18
P2D<1>
P2D<2>