AD9957BSVZ-REEL Analog Devices Inc, AD9957BSVZ-REEL Datasheet - Page 31
![IC,RF Modulator,TQFP,100PIN,PLASTIC](/photos/6/83/68322/sv-100-4_sml.jpg)
AD9957BSVZ-REEL
Manufacturer Part Number
AD9957BSVZ-REEL
Description
IC,RF Modulator,TQFP,100PIN,PLASTIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9957BSVZ-REEL.pdf
(64 pages)
Specifications of AD9957BSVZ-REEL
Resolution (bits)
14 b
Master Fclk
1GHz
Tuning Word Width (bits)
32 b
Voltage - Supply
1.8V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
100
Mounting
Surface Mount
Case Height
1mm
Screening Level
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9957/PCBZ - BOARD EVAL AD9957 QUADRATURE MOD
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9957BSVZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9957BSVZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
The circled numbers in Figure 44 indicate specific events,
explained as follows:
Event 1—an I/O update or profile change activates the RAM
bidirectional ramp mode.
Event 2—the RT pin switches to Logic 1. The state machine
initializes to the start address of RAM Segment Register 0 and
begins incrementing the RAM address counter.
Event 3—the RT pin remained at Logic 1 long enough for the
state machine to reach the end address of RAM Segment
Register 0, at which point the address counter is halted.
Event 4—the RT pin switches to Logic 0. The state machine
initializes to the end address of RAM Segment Register 1, resets
the internal timer, and begins decrementing the RAM address
counter.
Rev. B | Page 31 of 64
Event 5—the RT pin switches to Logic 1. The state machine
initializes to the start address of RAM Segment Register 0,
resets the internal timer, and begins incrementing the RAM
address counter.
Event 6—the RT pin switches to Logic 0. The state machine
initializes to the end address of RAM Segment Register 1, resets
the internal timer, and begins decrementing the RAM address
counter.
Event 7—the RT pin remained at Logic 0 long enough for the
state machine to reach the start address of RAM Segment
Register 1, at which point the address counter is halted.
Event 8—the RT pin switches to Logic 1. The state machine
initializes to the start address of RAM Segment Register 0,
resets the internal timer, and begins incrementing the RAM
address counter.
AD9957