ADCLK846/PCBZ Analog Devices Inc, ADCLK846/PCBZ Datasheet - Page 6

no-image

ADCLK846/PCBZ

Manufacturer Part Number
ADCLK846/PCBZ
Description
Evaluation Kit 1.8V 6:VDS/12 CMOS Cl
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADCLK846/PCBZ

Design Resources
Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Main Purpose
Timing, Clock Buffer / Driver / Receiver / Translator
Utilized Ic / Part
ADCLK846
Primary Attributes
6 LVDS/12 CMOS Outputs
Secondary Attributes
CMOS, LVDS Outputs
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Embedded
-
Lead Free Status / Rohs Status
Supplier Unconfirmed
ADCLK846
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Supply Voltage
Inputs
CLK and CLK
Outputs
Operating Temperature Range
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL PERFORMANCE
Table 6.
Parameter
Junction-to-Ambient Thermal Resistance
Junction-to-Board Thermal Resistance
Junction-to-Case Thermal Resistance
Junction-to-Top-of-Package Characterization Parameter
1
Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the
application to determine if they are similar to those assumed in these calculations.
V
CMOS Inputs
Maximum Voltage
Voltage Reference Voltage (V
Ambient
Junction
Storage Temperature Range
Still Air
Moving Air
Moving Air
Moving Air
Still Air
S
0.0 m/sec Airflow
1.0 m/sec Airflow
2.5 m/sec Airflow
1.0 m/sec Airflow
Die-to-Heat Sink
0 m/sec Airflow
to GND
REF
)
Rating
2 V
−0.3 V to +2 V
−0.3 V to +2 V
−0.3 V to +2 V
−0.3 V to +2 V
−40°C to +85°C
150°C
−65°C to +150°C
Rev. B | Page 6 of 16
Symbol
θ
θ
θ
θ
Ψ
JA
JMA
JB
JC
JT
DETERMINING JUNCTION TEMPERATURE
To determine the junction temperature on the application PCB,
use the following formula:
where:
T
T
top center of the package.
Ψ
PD is the power dissipation.
Values of θ
design considerations. θ
approximation of T
where T
Values of θ
design considerations.
ESD CAUTION
J
CASE
JT
is the junction temperature (°C).
is indicated in Table 6.
T
T
is the case temperature (°C) measured by the customer at
J
J
Description
Per JEDEC JESD51-2
Per JEDEC JESD51-6
Per JEDEC JESD51-8
Per MIL-STD 883, Method 1012.1
Per JEDEC JESD51-2
= T
= T
A
is the ambient temperature (°C).
CASE
A
JA
JB
+ (θ
are provided for package comparison and PCB
are provided for package comparison and PCB
+ (Ψ
JA
× PD)
J
JT
by the equation
× PD)
JA
can be used for a first-order
Value
57.0
49.8
44.7
35.2
2.0
1.0
1
Unit
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W

Related parts for ADCLK846/PCBZ