ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 60

• Manufacturer Part Number: ADUC7039BCP6Z-RL
• Description: Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7039BCP6Z-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 6
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 32-LFCSP
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

ADuC7039
TIMERS
The ADuC7039 features three general-purpose timers/counters:
•
•
•
Timers are started by writing data to the control register of the
corresponding timer (TxCON). The counting mode and speed
depend on the configuration chosen in TxCON.
In normal mode, an IRQ is generated each time the value of
the counter reaches 0 when counting down, or each time the
counter value reaches full scale when counting up. An IRQ
can be cleared by writing any value to clear the register of
that particular timer (TxCLRI).
The three timers in their normal mode of operation can be
either free-running or periodic.
In free-running mode, starting with the value in the TxLD
register, the counter decrements/increments from the maximum/
minimum value until zero/full scale and starts again at the
maximum/minimum value. This means that, in free-running
mode, TxVAL is not re-loaded when the relevant interrupt bit is
set but the count simply rolls over as the counter underflows or
overflows.
Timer0, or general-purpose timer
Timer1, or wake-up timer
Timer2, or watchdog timer
OSCILLATOR
ARM7TDMI
POWER
CLOCK
AMBA
CORE
LOW
AMBA
0
1
2
INERFACE
USEER
T0 REG
T1 REG
T2 REG
MMR
Figure 23. Timer Block Diagram
Rev. B | Page 60 of 92
In periodic mode, the counter decrements/increments from the
value in the load register (TxLD MMR) until zero/full scale
starts again from this value. This means when the relevant
interrupt bit is set, TxVAL is re-loaded with TxLD and counting
starts again from this value.
Loading the TxLD register with zero, is not recommended. The
value of a counter can be read at any time by accessing its value
register (TxVAL).
SYNCHRONIZATION OF TIMERS ACROSS
ASYNCHRONOUS CLOCK DOMAINS
Figure 23 shows the interface between the user’s timer MMRs
and the core timer blocks. User code can access all timer MMRs
directly, including TxLD, TxVAL, TxCON, and TxCLRI. Data
must then transfer from these MMRs to the core timers (T0, T1,
and T2) within the timer subsystem. Theses core timers are
buffered from the user’s MMR interface by the synchronization
(SYNC) block. The main purpose of the SYNC block is to
provide a method that ensures data and other required control
signals and can cross asynchronous clock domains correctly. An
example of asynchronous clock domains is the MCU running
on 10 MHz core clock and Timer1 running on the low power
oscillator of 32 KHz.
SYNC
SYNC
SYNC
T0
T1
T2
T0
T1
T2
T0IRQ
T1IRQ
T2IRQ
W
D
R
ST