ADUC836BSZ Analog Devices Inc, ADUC836BSZ Datasheet - Page 73

16bit Dual ADC With Embedded 8 Bit MCU

ADUC836BSZ

Manufacturer Part Number
ADUC836BSZ
Description
16bit Dual ADC With Embedded 8 Bit MCU
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC8xxr
Datasheet

Specifications of ADUC836BSZ

Core Processor
8052
Core Size
8-Bit
Speed
12.58MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
POR, PSM, PWM, Temp Sensor, WDT
Number Of I /o
34
Program Memory Size
62KB (62K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.25 V
Data Converters
A/D 7x16b; D/A 1x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
52-MQFP, 52-PQFP
Cpu Family
ADuC8xx
Device Core
8052
Device Core Size
8b
Frequency (max)
12.58MHz
Interface Type
I2C/SPI/UART
Total Internal Ram Size
2.25KB
# I/os (max)
26
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
2.7V
On-chip Adc
2(2-chx16-bit)
On-chip Dac
1-chx12-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
52
Package Type
MQFP
Package
52MQFP
Family Name
ADuC8xx
Maximum Speed
12.58 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
26
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC836BSZ
Manufacturer:
ADI
Quantity:
150
Part Number:
ADUC836BSZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC836BSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Parameter
EXTERNAL DATA MEMORY WRITE CYCLE
REV. A
t
t
t
t
t
t
t
t
t
WLWH
AVLL
LLAX
LLWL
AVWL
QVWX
QVWH
WHQX
WHLH
WR Pulsewidth
Address Valid after ALE Low
Address Hold after ALE Low
ALE Low to WR Low
Address Valid to WR Low
Data Valid to WR Transition
Data Setup before WR
Data and Address Hold after WR
WR High to ALE High
CORE_CLK
PORT 0 (O)
PORT 2 (O)
PSEN (O)
ALE (O)
WR (O)
t
AVLL
Figure 73. External Data Memory Write Cycle
A16–A23
A0–A7
t
LLAX
t
AVWL
t
LLWL
Min
377
39
44
188
188
29
406
29
39
12.58 MHz Core_Clk
–73–
t
QVWX
DATA
t
QVWH
A8–A15
t
Max
288
119
WLWH
Min
6t
t
t
3t
4t
t
7t
t
t
CORE
CORE
CORE
CORE
CORE
CORE
CORE
CORE
CORE
Variable Core_Clk
– 40
– 35
– 50
– 50
– 40
– 100
– 50
– 130
– 150
t
t
WHLH
WHQX
Max
3t
t
CORE
CORE
+ 40
+ 50
ADuC836
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADUC836BSZ