DAC1205D650HW/C1:5 NXP Semiconductors, DAC1205D650HW/C1:5 Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
DAC1205D650HW/C1:5
Manufacturer Part Number
DAC1205D650HW/C1:5
Description
DAC1205D650HW/HTQFP100/TRAYBDP
Manufacturer
NXP Semiconductors
Datasheet
1.DAC1205D650HWC15.pdf
(43 pages)
Specifications of DAC1205D650HW/C1:5
Settling Time
20ns
Number Of Bits
12
Data Interface
SPI™
Number Of Converters
2
Voltage Supply Source
Analog and Digital
Power Dissipation (max)
1.4W
Operating Temperature
-45°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935286777551
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DAC1205D650HW/C1:5
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NXP Semiconductors
DAC1205D650
Product data sheet
10.4 Input clock
The DAC1205D650 can operate with a clock frequency of 160 MHz in the Dual-port mode
and up to 320 MHz in the Interleaved mode. The input clock is LVDS (see
can also be interfaced with CML (see
Fig 8.
Fig 9.
LVDS clock configuration
Interfacing CML to LVDS
All information provided in this document is subject to legal disclaimers.
L
Rev. 2 — 13 September 2010
Z
diff = 100 Ω
Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating
LVDS
Z
diff
= 100 Ω
100 Ω
100 nF
100 nF
Figure
V
DDA(1V8)
AGND
1.1 kΩ
2.2 kΩ
100 Ω
CLKN
CLKP
9).
55 Ω
55 Ω
100 nF
CLKN
CLKP
001aah021
LVDS
DAC1205D650
001aah020
LVDS
© NXP B.V. 2010. All rights reserved.
Figure
8) but it
23 of 43