DS1085LZ-5-W Maxim Integrated Products, DS1085LZ-5-W Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS1085LZ-5-W
Manufacturer Part Number
DS1085LZ-5-W
Description
Timers & Support Products 3.3V EconOscillator Frequency Synthesize
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1085LZ-25.pdf
(21 pages)
Specifications of DS1085LZ-5-W
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
DS1085L
External control inputs, CTRL1 and CTRL0, enable or disable the two oscillator outputs. Both outputs
feature a synchronous enable that ensures no output glitches when the output is enabled and a constant
time interval (for a given frequency setting) from an enable signal to the first output transition. These
inputs can also be configured to disable the master oscillator, putting the device into a low-power mode
for power-sensitive applications.
Figure 1. DS1085L BLOCK DIAGRAM
0M0
0M1
1M0
1M1
OVERVIEW
A block diagram of the DS1085L is shown in Figure 1. The DS1085L consists of five major components:
§ Internal master oscillator (33MHz to 66MHz)
§ Master oscillator control DAC
§ Prescalers (divide-by-1, 2, 4, or 8)
§ Programmable divider (divide-by-1 to 1025)
§ Control registers
The internal master oscillator provides the reference clock (MCLK), which is fed to the prescalers and
programmable dividers. The frequency of the oscillator can be user-programmed over a two-to-one range
in increments equal to the step size, by means of a 10-bit control DAC. The master oscillator range is
33MHz to 66MHz, which is larger than the range possible with the 10-bit DAC resolution and available
step sizes. Therefore, an additional register (OFFSET) is provided that can be used to select the range of
frequency over which the DAC is used (see Table 1).
2 of 21