HH80556KH0364M S LAGD Intel, HH80556KH0364M S LAGD Datasheet - Page 97
HH80556KH0364M S LAGD
Manufacturer Part Number
HH80556KH0364M S LAGD
Description
Manufacturer
Intel
Datasheet
1.HH80556KH0364M_S_LAGD.pdf
(434 pages)
Specifications of HH80556KH0364M S LAGD
Rad Hardened
No
Lead Free Status / RoHS Status
Compliant
- Current page: 97 of 434
- Download datasheet (5Mb)
Register Description—Intel
3.8.2
3.8.3
Table 50.
July 2009
Order Number: 318378-005US
A write to any of the above registers on the MCH will write to all of them.
SID - Subsystem Identity
This register identifies the system. They appear in every function except the PCI
Express* functions.
Address Mapping Registers
These registers control transaction routing to one of the three interface types (Memory,
PCI Express*, or ESI) based on transaction addresses. The memory mapping registers
in this section are made read-only by the LOCK MEMCONFIG command, see D_LCK bit
Section 3.8.3.8, “SMRAMC - System Management RAM Control Register.”
particular ports of a given interface type are defined by the following registers.
Address Mapping Registers
1. Any request not falling in the above ranges will be subtractively decoded and sent to ICH9R via the ESI
Device:
Function:
Offset:
Device:
Function:
Offset:
Device:
Function:
Offset:
Device:
Function:
Offset:
Device:
Function:
Offset:
Device:
Function:
Offset:
15:0
Memory
PCI Express*
ESI
15:0
Bit
Bit
Interface
Type
RWO
Attr
RWO
Attr
®
5100 MCH Chipset
0, 8
0
2Ch
16
0, 1, 2
2Ch
21, 22
0
2Ch
0, 8
0
2Eh
16
0, 1, 2
2Eh
21, 22
0
2Eh
Default
8086h
8086h
Default
MIR, AMIR, PAM, SMRAM, EXSMRC, EXSMRAMC, TOLM, EXSMRTOP
MBASE/MLIM (devices 2-7)
PMBASE/PMLIM (devices 2-7)
PMBU/PMBL (devices 2-7)
IOBASE/IOLIM (devices 2-7)
SBUSN, SUBUSN (devices 2-7)
BCTRL, HECBASE, PEXCMD (devices 2-7)
Subtractive decode
Vendor Identification Number.
The default value specifies Intel. Each byte of this register will be writable once.
Second and successive writes to a byte will have no effect.
Subsystem Identification Number:
The default value specifies Intel. Each byte of this register will be writable once.
Second and successive writes to a byte will have no effect.
1
(device 0)
Address Routing Registers
Description
Description
Intel
®
5100 Memory Controller Hub Chipset
Routing to
Datasheet
97
Related parts for HH80556KH0364M S LAGD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation