MC145481DWR2 Freescale, MC145481DWR2 Datasheet - Page 17
![](/photos/31/34/313486/20pin_soic_sml.jpg)
MC145481DWR2
Manufacturer Part Number
MC145481DWR2
Description
Manufacturer
Freescale
Type
PCMr
Datasheet
1.MC145481DWR2.pdf
(24 pages)
Specifications of MC145481DWR2
Number Of Channels
1
Gain Control
Adjustable
Number Of Adc's
1
Number Of Dac's
1
Adc/dac Resolution
13b
Package Type
SOIC W
Sample Rate
8KSPS
Number Of Adc Inputs
1
Number Of Dac Outputs
1
Operating Supply Voltage (min)
2.7V
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
20
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC145481DWR2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
NOTES:
DIGITAL SWITCHING CHARACTERISTICS FOR IDL MODE
(V DD = 2.7 to 3.6 V, T A = – 40 to + 85 C, C L = 150 pF, See Figure 5 and Note 1)
IDLE SYNC
IDL CLOCK
1. Measurements are made from the point at which the logic signal achieves the guaranteed minimum or maximum logic level.
2. In IDL mode, both transmit and receive 8–bit PCM words are accessed during the B1 channel, or both transmit and receive 8–bit PCM words
Ref.
No.
(BCLKT)
31
32
33
34
35
36
37
38
39
40
41
are accessed during the B2 channel as shown in Figure 5. IDL accesses must occur at a rate of 8 kHz (125 s interval).
IDL RX
IDL TX
(FST)
(DR)
(DT)
32
33
Time Between Successive IDL Syncs
Hold Time of IDL SYNC After Falling Edge of IDL CLK
Setup Time of IDL SYNC Before Falling Edge IDL CLK
IDL Clock Frequency
IDL Clock Pulse Width High
IDL Clock Pulse Width Low
Data Valid on IDL RX Before Falling Edge of IDL CLK
Data Valid on IDL RX After Falling Edge of IDL CLK
Falling Edge of IDL CLK to High–Z on IDL TX
Rising Edge of IDL CLK to Low–Z and Data Valid on IDL TX
Rising Edge of IDL CLK to Data Valid on IDL TX
40
37
1
MSB
MSB
32
2
CH1
CH1
41
3
CH2
Freescale Semiconductor, Inc.
CH2
For More Information On This Product,
38
4
CH3
CH3
35
5
ST1
ST1
36
Characteristics
6
Go to: www.freescale.com
ST2
ST2
Figure 5. IDL Interface Timing
7
ST3
ST3
34
8
LSB
LSB
9
40
31
39
10
11
37
MSB
MSB
12
CH1
CH1
13
CH2
CH2
41
14
38
CH3
CH3
15
ST1
ST1
16
ST2
ST2
17
39
ST3
ST3
Min
256
20
60
50
50
20
75
10
10
—
18
LSB
LSB
Note 2
19
4096
Max
—
—
—
—
—
—
50
60
50
Unit
1
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
17
2