ICS9248AG-92LFT IDT, Integrated Device Technology Inc, ICS9248AG-92LFT Datasheet
ICS9248AG-92LFT
Specifications of ICS9248AG-92LFT
Available stocks
Related parts for ICS9248AG-92LFT
ICS9248AG-92LFT Summary of contents
Page 1
Integrated Circuit Systems, Inc. TM Mobile Pentium II Recommended Application: The ICS9248- fully compliant timing solution for the Intel mobile 440BX/MX chipset requirements. General Description: Features include two strong CPU, seven PCI and eight SDRAM clocks. Three reference ...
Page 2
Pin Descriptions ...
Page 3
Power-On Conditions ...
Page 4
General I The information in this section assumes familiarity with I For more information, contact ICS for an I How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock ...
Page 5
Serial Configuration Command Bitmaps Byte 0: Functional and Frequency Select Clock Register (default on Bits Note: PWD = Power-Up Default ...
Page 6
Byte 1: CPU, 24/48 MHz Clock Register ...
Page 7
Power Management Clock Enable Configuration Full clock cycle timing ...
Page 8
CPU_STOP# Timing Diagram CPUSTOP asychronous input to the clock synthesizer used to turn off the CPUCLKs for low power operation. CPU_STOP# is synchronized by the ICS9248-92. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) ...
Page 9
Notes: 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.) 2. PCI_STOP asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248. 3. All other ...
Page 10
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Logic Inputs . . . . ...
Page 11
Electrical Characteristics - CPUCLK 70º 3.3 V +/-5 PARAMETER SYMBOL Period period(norm) V Output High Voltage V OH2B Output Low Voltage V OL2B Output High Current I OH2B Output Low ...
Page 12
Electrical Characteristics - PCICLK 70º 3.3 V +/-5 ETER SYM BOL Output High Voltage Output Low Voltage Output High ...
Page 13
General Layout Precautions: 1) Use a ground plane on the top routing layer of the PCB in all areas not used by traces. 2) Make all power traces and ground traces as wide as the via pad for lower inductance. ...
Page 14
Body, 0.50 mm. pitch TSSOP (0.020 mil) (240 mil) Ordering Information ICS9248yG-92 Example: ICS XXXX PPP Pattern Number ( digit number for parts with ROM code patterns) Package Type G=TSSOP Revision Designator Device ...