LTC2635CMSE-LMX12#PBF Linear Technology, LTC2635CMSE-LMX12#PBF Datasheet - Page 17

IC DAC 12BIT I2C QUAD 10MSOP

LTC2635CMSE-LMX12#PBF

Manufacturer Part Number
LTC2635CMSE-LMX12#PBF
Description
IC DAC 12BIT I2C QUAD 10MSOP
Manufacturer
Linear Technology
Datasheet

Specifications of LTC2635CMSE-LMX12#PBF

Settling Time
4.4µs
Number Of Bits
12
Data Interface
I²C
Number Of Converters
4
Voltage Supply Source
Single Supply
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
10-MSOP Exposed Pad, 10-HMSOP, 10-eMSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power Dissipation (max)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC2635CMSE-LMX12#PBFLTC2635CMSE-LMX12
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC2635CMSE-LMX12#PBF
Manufacturer:
Linear Technology
Quantity:
135
Company:
Part Number:
LTC2635CMSE-LMX12#PBFLTC2635CMSE-LMX12#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
pin Functions
V
5.5V (LTC2635-L) or 4.5V ≤ V
Bypass to GND with a 0.1µF capacitor.
V
Analog Voltage Outputs.
LDAC (Pin 3, QFN Only): Asynchronous DAC Update. A
falling edge on this input after four bytes (slave address
byte plus three data bytes) have been written into the part
immediately updates the DAC registers with the contents
of the input registers (similar to a software update). A
low on this input without a complete 32-bit (four bytes
including the slave address) data write transfer to the part
does not update the DAC output. A low on the LDAC pin
powers up the DACs. A software power down command
is ignored if LDAC is low.
CA0 (Pin 4/Pin 4): Chip Address Bit 0. Tie this pin to V
GND or leave it floating to select an I
the part (see Tables 1 and 2).
SCL (Pin 5/Pin 5): Serial Clock Input Pin. Data is shifted
into the SDA pin at the rising edges of the clock. This
high-impedance pin requires a pull-up resistor or current
source to V
SDA (Pin 6/Pin 8): Serial Data Bidirectional Pin. Data is
shifted into the SDA pin and acknowledged by the SDA
pin. This pin is high impedance while data is shifted in.
Open drain N-channel output during acknowledgment. SDA
requires a pull-up resistor or current source to V
OUTA
CC
(Pin 1/Pin 16): Supply Voltage Input. 2.7V ≤ V
to V
OUTD
CC
.
(Pins 2, 3, 8, 9/Pins 1, 2, 11, 12): DAC
(MSOP/QFN)
CC
≤ 5.5V (LTC2635-H).
2
C slave address for
CC
.
CC
CC
,
REF (Pin 7/Pin 10): Reference Voltage Input or Output.
When External Reference mode is selected, REF is an
input (1V ≤ V
the full-scale DAC output voltage. When Internal Reference
is selected, the 10ppm/°C 1.25V (LTC2635-L) or 2.048V
(LTC2635-H) internal reference (half full-scale) is available
at the pin. This output may be bypassed to GND with up
to 10µF, and must be buffered when driving an external
DC load current.
DNC (Pins 6, 15, QFN Only): Do Not Connect These
Pins.
CA2 (Pin 7, QFN Only): Chip Address Bit 2. Tie this pin to
V
for the part (see Table 1).
CA1 (Pin 9, QFN Only): Chip Address Bit 1. Tie this pin to
V
for the part (see Table 1).
GND (Pin 10, Exposed Pad Pin 11/Pin 14, Exposed Pad
Pin 17): Ground. Must be soldered to PCB ground.
REFLO (Pin 13, QFN Only): Reference Low Pin. The volt-
age at this pin sets the zero-scale voltage of all DACs. This
pin must be tied to GND.
CC
CC
, GND or leave it floating to select an I
, GND or leave it floating to select an I
REF
≤ V
CC
) where the voltage supplied sets
LTC2635
2
2
C slave address
C slave address

2635fb

Related parts for LTC2635CMSE-LMX12#PBF