EWIXP420ABBT Intel, EWIXP420ABBT Datasheet - Page 29

no-image

EWIXP420ABBT

Manufacturer Part Number
EWIXP420ABBT
Description
Manufacturer
Intel
Datasheet

Specifications of EWIXP420ABBT

Core Operating Frequency
533MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EWIXP420ABBT
Manufacturer:
INSTRUMENTS
Quantity:
1 100
Part Number:
EWIXP420ABBT
Manufacturer:
INTEL
Quantity:
220
Part Number:
EWIXP420ABBT
Manufacturer:
INTEL
Quantity:
12
General Hardware Design Considerations—Intel
plane processors
Figure 7.
3.2.5
3.3
3.3.1
Table 6.
December 2007
Document Number: 252817-008US
Expansion Bus SRAM Interface
Design Notes
The IXP42X product line and IXC1100 control plane processors’ expansion bus I/O
buffers are designed to support up to eight loads, but the devices on the bus may not
be able to quickly drive the large load. To account for this, timings on the expansion
bus may be adjusted using registers internal to the processors. If an edge rises slowly
due to low drive strength, the processors should wait an extra cycle before the value is
read.
UART Interface
The IXP42X product line and IXC1100 control plane processors provide two dedicated,
asynchronous, serial I/O ports (UARTs): the high-speed UART and the console UART.
These UARTs are 16550-compliant with the enhancement of larger 64-byte transmit
and receive buffers.
UART Interface Signals
UART Interface Signals (Sheet 1 of 2)
RXDATA0
TXDATA0
CTS0_N
Name
IXP42X Product Line and
IXC1100 Control Plane
Processors
Type*
Intel
EX_ADDR[23:0]
EX_DATA[15: 0]
O
I
I
EX_CS_N2
Intel
EX_WR_N
®
EX_RD_N
UART serial data input. Fast UART pins.
When not being used in the system, should be pulled high with a 10-kΩ resistor.
UART serial data output. The TXD signal is set to the MARKING (logic 1) state
upon a Reset operation. High-speed serial UART pins.
UART CLEAR-TO-SEND input to High-Speed UART Pins.
When logic 0, this pin indicates that the modem or data set connected to the
UART interface of the processor is ready to exchange data. The CTS_N signal is a
modem status input whose condition can be tested by the processor.
When not being used in the system, should be pulled high with a 10-kΩ resistor.
®
IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
®
IXP42X product line and IXC1100 control
Description
SRAM Interface
512 Kbyte-x-8
DQ[ 7:0]
Hardware Design Guidelines
A[18:0]
E#
W#
G#
B2251 -02
29