EWIXP420ABBT Intel, EWIXP420ABBT Datasheet - Page 34

no-image

EWIXP420ABBT

Manufacturer Part Number
EWIXP420ABBT
Description
Manufacturer
Intel
Datasheet

Specifications of EWIXP420ABBT

Core Operating Frequency
533MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EWIXP420ABBT
Manufacturer:
INSTRUMENTS
Quantity:
1 100
Part Number:
EWIXP420ABBT
Manufacturer:
INTEL
Quantity:
220
Part Number:
EWIXP420ABBT
Manufacturer:
INTEL
Quantity:
12
Table 7.
Intel
Hardware Design Guidelines
34
Note:
ETH_RXDATA1[3:0]
®
ETH_RXCLK1
ETH_RXDV1
IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
ETH_COL1
ETH_CRS1
Name
For explanations of the
Ethernet Interface Signals (Sheet 2 of 2)
Intel
Type*
I
I
I
I
I
®
Type
IXP42X product line and IXC1100 control plane processors—General Hardware Design
Externally supplied receive clock.
This MAC contains hardware hashing capabilities.
Should be pulled high through a 10-kΩ resistor when not being used in the system.
Receive data bus from PHY, data sample synchronously with respect to ETH_RXCLK1. This
MAC contains hardware hashing capabilities.
Should be pulled high through a 10-kΩ resistor when not being used in the system.
Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data.
This MAC contains hardware hashing capabilities.
Should be pulled high through a 10-kΩ resistor when not being used in the system.
Asserted by the PHY when a collision is detected by the PHY. This MAC contains hardware
hashing capabilities.
Should be pulled low through a 10-kΩ resistor when not being used in the system.
Asserted by the PHY when the transmit medium or receive medium are active. De-asserted
when both the transmit medium and receive medium are idle. Remains asserted
throughout the duration of collision condition. PHY asserts CRS asynchronously and de-
asserts synchronously with respect to ETH_RXCLK1. This MAC interface contains hardware
hashing capabilities.
Should be pulled high through a 10-kΩ resistor when not being used in the system.
• 25 MHz for 100-Mbps operation
• 2.5 MHz for 10 Mbps
column abbreviations, see
Table 21 on page
Description
81.
Document Number: 252817-008US
Considerations
December 2007