EP1C3T144C7 Altera, EP1C3T144C7 Datasheet - Page 23
![IC CYCLONE FPGA 2910 LE 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EP1C3T144C7
Manufacturer Part Number
EP1C3T144C7
Description
IC CYCLONE FPGA 2910 LE 144-TQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet
1.EP1C3T144C8.pdf
(106 pages)
Specifications of EP1C3T144C7
Number Of Logic Elements/cells
2910
Number Of Labs/clbs
291
Total Ram Bits
59904
Number Of I /o
104
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Family Name
Cyclone®
Number Of Logic Blocks/elements
2910
# I/os (max)
104
Frequency (max)
320.1MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
2910
Ram Bits
59904
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1051
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1C3T144C7
Manufacturer:
ALTERA
Quantity:
624
Company:
Part Number:
EP1C3T144C7N
Manufacturer:
ALTERA
Quantity:
250
Part Number:
EP1C3T144C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
May 2008
LUT Chain
Register Chain
Local Interconnect
Direct Link
Interconnect
R4 Interconnect
C4 Interconnect
LE
M4K RAM Block
PLL
Column IOE
Row IOE
Table 2–2. Cyclone Device Routing Scheme
Source
v
—
—
—
—
—
—
—
—
—
—
All embedded blocks communicate with the logic array similar to
LAB-to-LAB interfaces. Each block (i.e., M4K memory or PLL) connects
to row and column interconnects and has local interconnect regions
driven by row and column interconnects. These blocks also have direct
link interconnects for fast connections to and from a neighboring LAB.
Table 2–2
v
—
—
—
—
—
—
—
—
—
—
v
v
v
v
v
shows the Cyclone device's routing scheme.
—
—
—
—
—
—
v
v
v
v
—
—
—
—
—
—
—
v
v
v
v
v
v
—
—
—
—
—
Destination
v
v
v
v
v
v
v
—
—
—
—
v
v
v
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
MultiTrack Interconnect
v
—
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
Preliminary
v
—
—
—
—
—
—
—
—
—
—
2–17