EP3SL150F780C4N Altera, EP3SL150F780C4N Datasheet - Page 280
EP3SL150F780C4N
Manufacturer Part Number
EP3SL150F780C4N
Description
IC STRATIX III FPGA 150K 780FBGA
Manufacturer
Altera
Series
Stratix® IIIr
Datasheets
1.EP3SL150F780C4N.pdf
(16 pages)
2.EP3SL150F780C4N.pdf
(332 pages)
3.EP3SL150F780C4N.pdf
(456 pages)
4.EP3SL150F780C4N.pdf
(341 pages)
Specifications of EP3SL150F780C4N
Number Of Logic Elements/cells
142500
Number Of Labs/clbs
5700
Total Ram Bits
6390
Number Of I /o
488
Voltage - Supply
0.86 V ~ 1.15 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix III
Number Of Logic Blocks/elements
142500
# I/os (max)
488
Frequency (max)
450MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.1V
Logic Cells
142500
Ram Bits
6543360
Operating Supply Voltage (min)
1.05V
Operating Supply Voltage (max)
1.15V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
For Use With
544-2568 - KIT DEVELOPMENT STRATIX III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2403
EP3SL150F780C4NES
EP3SL150F780C4NES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SL150F780C4N
Manufacturer:
ALTERA
Quantity:
3 000
- EP3SL150F780C4N PDF datasheet
- EP3SL150F780C4N PDF datasheet #2
- EP3SL150F780C4N PDF datasheet #3
- EP3SL150F780C4N PDF datasheet #4
- Current page: 280 of 456
- Download datasheet (7Mb)
8–32
Figure 8–16. DDR3 SDRAM Unbuffered Module Clock Topology
Figure 8–17. Stratix III Write Leveling Delay Chains and Multiplexers
Note to
(1) There is only one leveling delay chain per I/O bank with the same I/O number (for example, I/O banks 1A, 1B, and 1C). You can only have one
Stratix III Device Handbook, Volume 1
memory controller in these I/O banks when you use leveling delay chains.
Figure
DQS/DQ
8–17:
DQS/DQ
Because the data and read strobe signals are still point-to-point, special consideration
must be taken to ensure that the timing relationship between CK/CK# and DQS
signals (t
data coming back into the FPGA from the memory is also staggered in a similar way.
Stratix III FPGAs have leveling circuitry to take care of these two requirements. There
is one group of leveling circuitry per I/O bank, with the same I/O number (for
example, there is one leveling circuitry shared between I/O bank 1A, 1B, and 1C)
located in the middle of the I/O bank. These delay chains are PVT-compensated by
the same DQS delay settings as the DLL and DQS delay chains. For frequencies equal
to and above 400 MHz, the DLL uses eight delay chains such that each delay chain
generates a 45 ° delay.
The generated clock phases are distributed to every DQS logic block that is available
in the I/O bank. The delay chain taps, then feeds a multiplexer controlled by the
ALTMEMPHY megafunction to select which clock phases are to be used for that ×4 or
×8 DQS group. Each group can use a different tap output from the read-leveling and
write-leveling delay chains to compensate for the different CK/CK# delay going into
each device on the module.
Figure 8–17
Write clk
(-90
DQS/DQ
DQSS
0
)
illustrates the Stratix III write leveling circuitry.
) during a write is met at every device on the modules. Furthermore, read
DQS/DQ
CK/CK#
DQS/DQ
(Note 1)
Chapter 8: External Memory Interfaces in Stratix III Devices
Write-Leveled DQ Clock
Write-Leveled DQS Clock
DQS/DQ
Stratix III External Memory Interface Features
DQS/DQ
© March 2010 Altera Corporation
DQS/DQ
Stratix III
Related parts for EP3SL150F780C4N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: