EP3SL150F1152C3N Altera, EP3SL150F1152C3N Datasheet - Page 365

IC STRATX III FPGA 150K 1152FBGA

EP3SL150F1152C3N

Manufacturer Part Number
EP3SL150F1152C3N
Description
IC STRATX III FPGA 150K 1152FBGA
Manufacturer
Altera
Series
Stratix® IIIr

Specifications of EP3SL150F1152C3N

Number Of Logic Elements/cells
142500
Number Of Labs/clbs
5700
Total Ram Bits
6390
Number Of I /o
744
Voltage - Supply
0.86 V ~ 1.15 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
For Use With
544-2568 - KIT DEVELOPMENT STRATIX III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2408
EP3SL150F1152C3NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F1152C3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP3SL150F1152C3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F1152C3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F1152C3NES
Manufacturer:
ALTERA
0
Chapter 11: Configuring Stratix III Devices
Passive Serial Configuration
Table 11–10. PS Timing Parameters for Stratix III Devices (Part 2 of 2)
PS Configuration Using a Microprocessor
PS Configuration Using a Download Cable
© March 2011 Altera Corporation
t
t
t
t
Notes to
(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
(2) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for starting the device.
Symbol
CD2UM
CD2C U
CD2UM C
Table
Input fall time
CONF_DONE high to user mode
CONF_DONE high to CLKUSR enabled
CONF_DONE high to user mode with CLKUSR option on
f
f
11–10:
1
Device configuration options and how to create configuration files are discussed
further in the
volume 2 of the Configuration Handbook.
In this PS configuration scheme, a microprocessor can control the transfer of
configuration data from a storage device, such as flash memory, to the target Stratix III
device.
You can do a PS configuration using MicroBlaster™ Passive Serial Software Driver.
For more information, refer to
Software
For all configuration and timing information, refer to
MAX II Device as an External Host” on page
when using a microprocessor as an external host.
In this section, the generic term download cable includes the Altera USB-Blaster USB
port download cable, MasterBlaster™ serial/USB communications cable,
ByteBlaster II parallel port download cable, ByteBlasterMV™ parallel port download
cable, and the EthernetBlaster download cable.
In PS configuration with a download cable, an intelligent host (such as a PC) transfers
data from a storage device to the device by using the USB-Blaster, MasterBlaster,
ByteBlaster II, EthernetBlaster, or ByteBlasterMV cable.
Driver.
Parameter
Device Configuration Options
(2)
AN423: Configuring the MicroBlaster Passive Serial
and
(4,436 × CLKUSR period)
11–27. This section is also applicable
Configuration File
4 × maximum
DCLK period
tCD2CU +
Minimum
“PS Configuration Using a
20
Stratix III Device Handbook, Volume 1
Formats chapters in
Maximum
100
40
Units
11–33
ns
μs

Related parts for EP3SL150F1152C3N