EP3SL150F1152C3N Altera, EP3SL150F1152C3N Datasheet - Page 426

IC STRATX III FPGA 150K 1152FBGA

EP3SL150F1152C3N

Manufacturer Part Number
EP3SL150F1152C3N
Description
IC STRATX III FPGA 150K 1152FBGA
Manufacturer
Altera
Series
Stratix® IIIr

Specifications of EP3SL150F1152C3N

Number Of Logic Elements/cells
142500
Number Of Labs/clbs
5700
Total Ram Bits
6390
Number Of I /o
744
Voltage - Supply
0.86 V ~ 1.15 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
For Use With
544-2568 - KIT DEVELOPMENT STRATIX III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2408
EP3SL150F1152C3NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F1152C3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP3SL150F1152C3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F1152C3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F1152C3NES
Manufacturer:
ALTERA
0
14–4
Security Modes Available
Stratix III Device Handbook, Volume 1
Figure 14–1. Design Security
Note to
(1) Step 1, Step 2, and Step 3 correspond to the procedure detailed in the
There are several security modes available on the Stratix III device, which are
described as follows:
Volatile Key
Secure operation with volatile key programmed and required external battery—this
mode accepts both encrypted and unencrypted configuration bitstreams. Use the
unencrypted configuration bitstream support for board-level testing only.
Non-Volatile Key
Secure operation with one time programmable (OTP) security key programmed—this
mode accepts both encrypted and unencrypted configuration bitstreams. Use the
unencrypted configuration bitstream support for board-level testing only.
Non-Volatile Key with Tamper Protection Bit Set
Secure operation in tamper resistant mode with OTP security key programmed—only
encrypted configuration bitstreams are allowed to configure the device.
Tamper protection disables JTAG configuration with unencrypted configuration
bitstream.
Figure
14–1:
User-Defined
Configuration
Encrypted
AES Key
File
(Note 1)
Step 2
Step 1
Chapter 14: Design Security in Stratix III Devices
“Stratix III Design Security Solution”
Configuration
Stratix III FPGA
Memory or
Key Storage
Decryption
Device
AES
© May 2009 Altera Corporation
Step 3
Security Modes Available
section.

Related parts for EP3SL150F1152C3N