EP2C8F256C7 Altera, EP2C8F256C7 Datasheet - Page 123
![IC CYCLONE II FPGA 8K 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EP2C8F256C7
Manufacturer Part Number
EP2C8F256C7
Description
IC CYCLONE II FPGA 8K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C8F256C7
Number Of Logic Elements/cells
8320
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
8256
# I/os (max)
182
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
8256
Ram Bits
165888
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1453
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C8F256C7
Manufacturer:
ATI/AMD
Quantity:
1
Company:
Part Number:
EP2C8F256C7
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
EP2C8F256C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C8F256C7N
Manufacturer:
ALTERA
Quantity:
104
Part Number:
EP2C8F256C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2008
LVTTL
2.5V
1.8V
1.5V
LVCMOS
SSTL_2_CLASS_I
SSTL_2_CLASS_II
SSTL_18_CLASS_I
SSTL_18_CLASS_II
Table 5–40. Cyclone II I/O Input Delay for Column Pins (Part 1 of 3)
I/O Standard
I/O Delays
Refer to
t
t
t
t
D I P
O P
P C O U T
P I
Table 5–39. I/O Delay Parameters
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Parameter
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
P I
P C O U T
Tables 5–39
Delay from I/O datain to output pad
Delay from I/O output register to output pad
Delay from input pad to I/O dataout to core
Delay from input pad to I/O input register
Automotive
Industrial/
581
367
624
410
725
511
790
576
581
367
533
319
533
319
577
363
577
363
through
Fast Corner
Commer
DC Characteristics and Timing Specifications
5–43
-cial
609
385
654
430
760
536
828
604
609
385
558
334
558
334
605
381
605
381
for I/O delays.
Cyclone II Device Handbook, Volume 1
Speed
Parameter
Grade
1222
1192
1372
1439
1222
1027
1027
760
730
910
977
760
990
528
990
528
565
565
–6
Speed
Grade
1228
1238
1428
1497
1052
1228
1015
1015
1035
1035
783
793
983
783
570
570
590
590
(1)
–7
Speed
Grade
1282
1283
1484
1056
1556
1128
1282
1040
1040
1045
1045
854
855
854
612
612
617
617
(2)
–7
Speed
Grade
1282
1283
1484
1056
1556
1128
1282
1040
1040
1045
1045
854
855
854
612
612
617
617
–8
Unit
5–33
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps