EP3C16F484C8N Altera, EP3C16F484C8N Datasheet - Page 250
![IC CYCLONE III FPGA 16K 484FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP3C16F484C8N
Manufacturer Part Number
EP3C16F484C8N
Description
IC CYCLONE III FPGA 16K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr
Datasheets
1.EP3C5F256C8N.pdf
(5 pages)
2.EP3C5F256C8N.pdf
(34 pages)
3.EP3C5F256C8N.pdf
(66 pages)
4.EP3C5F256C8N.pdf
(14 pages)
5.EP3C5F256C8N.pdf
(76 pages)
6.EP3C10M164C8N.pdf
(350 pages)
7.EP3C16F484C8N.pdf
(274 pages)
Specifications of EP3C16F484C8N
Number Of Logic Elements/cells
15408
Number Of Labs/clbs
963
Total Ram Bits
516096
Number Of I /o
346
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
15408
# I/os (max)
346
Frequency (max)
402MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
15408
Ram Bits
516096
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
No. Of Logic Blocks
963
Family Type
Cyclone III
No. Of I/o's
346
I/o Supply Voltage
3.3V
Operating Frequency Max
402MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2474
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA
Quantity:
331
Company:
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA44
Quantity:
120
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
10–2
I/O Pins Remain Tristated During Power-Up
Cyclone III Device Handbook, Volume 1
f
The output buffers of Cyclone III device family are turned off during system
power up or power down. Cyclone III device family does not drive out until the
device is configured and working in recommended operating conditions. The I/O
pins are tristated until the device enters user mode with a weak pull-up resistor (R) to
V
You can power-up or power down the V
The V
The maximum power ramp rate is 3 ms for fast POR time and 50 ms for standard POR
time. The minimum power ramp rate is 50 µs. V
powered up during device operation. All V
when PLLs are not used), and must be powered up and powered down at the same
time. V
ferrite bead. During hot-socketing, the I/O pin capacitance is less than 15 pF and the
clock pin capacitance is less than 20 pF.
Cyclone III device family meets the following hot-socketing specification:
■
■
For ramp rates faster than 10 ns on I/O pins, |I
I = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate. The
hot-socketing specification takes into account the pin capacitance but not board trace
and external loading capacitance. You must consider additional or separate
capacitance for trace, connector, and loading. I
on the device. The DC specification applies when all V
stable in the powered-up or powered-down conditions.
A possible concern for semiconductor devices in general regarding hot-socketing is
the potential for latch up. Latch up can occur when electrical subsystems are
hot-socketed into an active system. During hot-socketing, the signal pins may be
connected and driven by the active system before the power supply can provide
current to the V
and cause a low-impedance path from V
device extends a large amount of current, possibly causing electrical damage.
The design of the I/O buffers and hot-socketing circuitry ensures that Cyclone III
device family are immune to latch up during hot-socketing.
For more information about the hot-socketing specification, refer to the
Device Data Sheet
and Power-Sequencing Feature and Testing for Altera Devices
CCIO
The hot-socketing DC specification is | I
The hot-socketing AC specification is | I
more
.
CCIO
CCD_PLL
, V
CCA
must always be connected to V
, and V
CC
and
of the device and ground planes. This condition can lead to latch up
CCINT
Cyclone III LS Device Data Sheet
Chapter 10: Hot-Socketing and Power-On Reset in the Cyclone III Device Family
pins must have a monotonic rise to their steady state levels.
CCIO
CC
to ground in the device. As a result, the
CCA
, V
IOPIN
IOPIN
CCINT
IOPIN
CCA
pins must be powered to 2.5 V (even
IOPIN
| < 300 uA
| < 8 mA for the ramp rate of 10 ns or
CCIO
, and V
through a decoupling capacitor and
is the current for any user I/O pins
| is obtained with the equation
for all I/O banks must be
chapters and the
CC
CCINT
supplied to the device is
white paper.
© December 2009 Altera Corporation
pins in any sequence.
Hot-Socketing Specifications
Hot-Socketing
Cyclone III