EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 396
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX45DF29I5N PDF datasheet #6
- Current page: 396 of 692
- Download datasheet (22Mb)
1–10
Figure 1–8. CMU0 Clock Divider Block
Notes to
(1) The Quartus II software automatically selects all the divider settings based on the input clock frequency, data rate, deserialization width, and
(2) The high-speed serial clock is available to all the transmitter channels in the transceiver block. In a ×8 configuration, only the CMU0 clock divider
(3) If the byte serializer block is enabled in bonded channel modes, the coreclkout clock output is half the frequency of the low-speed parallel clock.
Transmitter Channel Local Clock Divider Block
Arria II Device Handbook Volume 2: Transceivers
CMU0 High-Speed Clock Output
CMU1 High-Speed Clock Output
channel width settings.
of the master transceiver block provides the high-speed serial clock to all eight channels.
Otherwise, the coreclkout clock output is the same frequency as the low-speed parallel clock.
Figure
CMU0 Clock Divider
1–8:
f
The clock divider is only available only in the CMU0 block and is used in bonded
functional modes.
Figure 1–8
Each transmitter channel contains a local clock divider block used automatically by
the Quartus II software for non-bonded functional modes (for example, ×1 PCIe,
GIGE, SONET/SDH, and SDI mode). This block allows each transmitter channel to
run at /1, /2, or /4 of the CMU PLL output data rate.
Figure 1–9
Figure 1–9. Transmitter Local Clock Divider Block
For more information about transceiver channel local clock divider block clocking,
refer to the “Transceiver Channel Datapath Clocking” section in the
Clocking in Arria II Devices
CMU0 PLL High-Speed Clock
CMU1 PLL High-Speed Clock
shows a diagram of the CMU0 clock divider block.
shows the transmitter local clock divider block.
/N (1, 2, 4)
(Note 1)
CMU0 Clock Divider Block
chapter.
/S (4, 5, 8, 10)
1, 2, or 4
n
Chapter 1: Transceiver Architecture in Arria II Devices
4, 5, 8, or 10
/2
Transmitter Channel Local Clock Divider Block
December 2010 Altera Corporation
High-Speed Serial Clock (2)
coreclkout to FPGA Fabric (3)
Low-Speed Parallel Clock
for Transmitter Channel PCS
High-Speed Serial Clock
for the Serializer
Low-Speed Parallel Clock
for the Transmitter PCS Blocks
tx_clkout for the
FPGA Fabric
Transceiver
Related parts for EP2AGX45DF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: