EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 481
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX45DF29I5N PDF datasheet #6
- Current page: 481 of 692
- Download datasheet (22Mb)
Chapter 1: Transceiver Architecture in Arria II Devices
Transceiver Port List
Table 1–24. ALTGX Megafunction Word Aligner Ports for Arria II Devices (Part 1 of 2)
December 2010 Altera Corporation
rx_ala2size
rx_bitslip
rx_enapatternalign
rx_invpolarity
rx_revbitorderwa
rx_bitslipboundary
selectout
rx_patterndetect
Port Name
Table 1–24
megafunction.
Input/Output
Output
Output
Input
Input
Input
Input
Input
lists the word aligner port names and descriptions for the ALTGX
Available only in SONET OC-12 and OC-48 modes to select between one of the
following two word alignment options:
Logic Level
Asynchronous bit-slip control when the word aligner is configured in bit-slip
mode. At every rising edge of this signal, the word aligner slips one bit into the
received data stream, effectively shifting the word boundary by one bit.
The minimum pulse-width is two recovered clock cycles.
Asynchronous manual word alignment enable control. This signal is
edge-sensitive with 8-bit width data and level sensitive with 10-bit width data.
The minimum pulse-width is two recovered clock cycles.
Asynchronous receiver polarity inversion control. When asserted high, the
polarity of every bit of the 8-bit or 10-bit input data word to the word aligner is
inverted.
Asynchronous receiver bit reversal control. Available only in Basic mode with
the word aligner configured in bit-slip mode.
When asserted high in Basic mode, the 8-bit or 10-bit data D[7:0] or D[9:0]
at the output of the word aligner is rewired to D[0:7] or D[0:9], respectively.
Asynchronous signal indicating the number of bits slipped in the word aligner
when the word aligner is configured in manual mode.
Word alignment pattern detect indicator. A high level indicates that the word
alignment pattern is found on the current word boundary. The width of this
signal depends on the channel width shown below:
Channel Width
16/20
0
1
8/10
Word Alignment Pattern
32'bit A1A1A2A2
rx_patterndetect width
16-bit A1A2
1
2
Description
Arria II Device Handbook Volume 2: Transceivers
1–95
Related parts for EP2AGX45DF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: