EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 518
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX45DF29I5N PDF datasheet #6
- Current page: 518 of 692
- Download datasheet (22Mb)
2–28
Table 2–8. Receiver Datapath Clock Frequencies in PCIe ×8 Functional Modes for Arria II Devices
FPGA Fabric-Transceiver Interface Clocking
Arria II Device Handbook Volume 2: Transceivers
Notes to
(1) 250 MHz when you enable the PCIe hard IP.
(2) Arria II GZ devices only.
PCIe ×8 (Gen 2)
Functional Mode
PCIe ×8 (Gen 1)
Table
Input Reference Clocks
2–8:
(2)
The parallel recovered clock from the receiver PMA in each channel clocks the word
aligner and write side of the rate match FIFO in that channel. The low-speed parallel
clock from the CMU0 clock divider of the master transceiver block clocks the read port
of the rate match FIFO, the 8B/10B decoder, and the write port of the byte deserializer
(if enabled) in all eight channels. The low-speed parallel clock or its divide-by-two
version (if byte-deserializer is enabled) clocks the write port of the receiver phase
compensation FIFO in all eight channels. It is also driven on the coreclkout port as
the FPGA fabric-transceiver interface clock. You can use the coreclkout signal to latch
the receiver data and status signals in the FPGA fabric for all eight bonded channels.
Both the receiver phase compensation FIFO pointers and the control circuitry from
Channel 0 in the master transceiver block are shared by the receiver phase
compensation FIFOs across all eight channels in PCIe ×8 mode.
Table 2–8
The FPGA fabric-transceiver interface clocks consist of clock signals from the FPGA
fabric to the transceiver blocks and clock signals from the transceiver blocks to the
FPGA fabric.
The FPGA fabric-transceiver interface clocks are divided into the following three
categories:
■
■
■
The CMU PLLs and receiver CDRs in each transceiver block derive the input
reference from one of the following sources:
■
■
■
■
“Input Reference Clocks” on page 2–28
“Phase Compensation FIFO Clocks” on page 2–29
“Other Transceiver Clocks” on page 2–29
refclk0 and refclk1 pins of the same transceiver block
refclk0 and refclk1 pins of other transceiver blocks on the same side of the
device using the ITB clock network
CLK input pins on the FPGA global clock network
Clock output pins from the left PLLs in the FPGA fabric
Data Rate
(Gbps)
2.5
5
lists the receiver datapath clock frequencies in PCIe ×8 functional mode.
Recovered
Frequency
Serial
Clock
(GHz)
1.25
2.5
Transmitter PCS Clock
Parallel Recovered
clock and Parallel
Frequency (MHz)
250
500
Chapter 2: Transceiver Clocking in Arria II Devices
FPGA Fabric-Transceiver Interface
Without Byte
FPGA Fabric-Transceiver Interface Clocking
Serializer
—
—
December 2010 Altera Corporation
(1)
Clock Frequency
Serializer (MHz)
With Byte
125
250
Related parts for EP2AGX45DF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: