EP2SGX90EF1152C5N Altera, EP2SGX90EF1152C5N Datasheet - Page 190
EP2SGX90EF1152C5N
Manufacturer Part Number
EP2SGX90EF1152C5N
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5N
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1768
EP2SGX90EF35C5NES
EP2SGX90EF35C5NES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 190 of 316
- Download datasheet (2Mb)
Operating Conditions
4–20
Stratix II GX Device Handbook, Volume 1
Fibre Channel Transmit Jitter Generation (8),
Total jitter FC-1
Deterministic jitter
FC-1
Total jitter FC-2
Deterministic jitter
FC-2
Total jitter FC-4
Deterministic jitter
FC-4
Fibre Channel Receiver Jitter Tolerance (8),
Deterministic jitter
FC-1
Random jitter FC-
1
Table 4–19. Stratix II GX Transceiver Block AC Specification
Description
Symbol/
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
REFCLK
106.25 MHz
Pattern = CRPAT
V
No Pre-emphasis
Pattern = CJTPAT
No Equalization
DC Gain = 0 dB
Pattern = CJTPAT
No Equalization
DC Gain = 0 dB
OD
OD
OD
OD
OD
OD
= 800 mV
= 800 mV
= 800 mV
= 800 mV
= 800 mV
= 800 mV
Conditions
=
=
=
=
=
=
Commercial Speed
Min
-
-
-
-
-
-
(18)
-3 Speed
(17)
> 0.37
> 0.31
Grade
Typ
-
-
-
-
-
-
Max
0.23
0.11
0.33
0.52
0.33
0.2
Notes
Min
Commercial and
Industrial Speed
-
-
-
-
-
-
(1), (2),
-4 Speed
> 0.37
> 0.31
Grade
Typ
-
-
-
-
-
-
(3)
Max
0.23
0.11
0.33
0.52
0.33
0.2
(Part 3 of 19)
Commercial Speed
Min
-
-
-
-
-
-
Altera Corporation
-5 Speed
Grade
> 0.37
> 0.31
Typ
-
-
-
-
-
-
June 2009
Max
0.23
0.11
0.33
0.52
0.33
0.2
Unit
UI
UI
UI
UI
UI
UI
UI
UI
Related parts for EP2SGX90EF1152C5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: