EP4SGX290KF40C3N Altera, EP4SGX290KF40C3N Datasheet - Page 492
EP4SGX290KF40C3N
Manufacturer Part Number
EP4SGX290KF40C3N
Description
IC STRATIX IV GX 290K 1517FBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX290KF40C3N
Number Of Logic Elements/cells
291200
Number Of Labs/clbs
11648
Total Ram Bits
17248
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2624
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 492 of 1154
- Download datasheet (32Mb)
1–48
Table 1–23. Allowed DC-Coupling Scenarios for Stratix IV GT Devices (Part 1 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
Stratix IV GT Transmitter
(1.4-V PCML)
Stratix IV GX Transmitter
(1.4-V PCML)
(Transmitter I/O Standard)
From
Figure 1–42
DC-coupled link.
Figure 1–42. LVDS Transmitter to Stratix IV GX Receiver (PCML)
Note to
(1) R
Table 1–22
Stratix IV GX receiver DC-coupled link.
Table 1–22. Settings for a LVDS transmitter to Stratix IV GX Receiver DC-Coupled Link
Stratix IV GT devices allow the high-speed links to be AC- or DC-coupled links
(AC-coupling allowed for the entire data rate range between 600 Mbps and
11.3 Gbps).
Table 1–23
Notes to
(1) When DC-coupling an LVDS transmitter to the Stratix IV GX receiver, use RX V
(2) Pending characterization.
Link Coupling for Stratix IV GT Devices
value RS to verify compliance with the LVDS specification.
S
is the parasitic resistance present in the on-chip RX termination and biasing circuitry.
Figure
RX V
Stratix IV GT Receiver
(1.4-V PCML)
Stratix IV GT Receiver
(1.4-V PCML)
Table
(Receiver I/O Standard)
1.1 V
lists the allowed transmitter and receiver settings in a LVDS transmitter to
lists the allowed DC-coupling scenarios for Stratix IV GT devices.
LVDS
Transmitter
CM
1–42:
shows the LVDS transmitter to Stratix IV GX receiver (PCML)
1–22:
To
Differential Termination
Receiver (Stratix IV GX) Settings
600 Mbps to 11.3 Gbps
600 Mbps to 8.5 Gbps
Physical Medium
Physical Medium
100 Ω
Data Rate Range
50-
RX Termination
Chapter 1: Transceiver Architecture in Stratix IV Devices
Ω
RX
V
CM
■
■
■
■
R
s
1.1 V
CM
TX V
RX V
TX V
RX V
February 2011 Altera Corporation
50-
RX Termination
(1)
= 1.1 V and series resistance
Ω
Transceiver Block Architecture
CM
CM
Stratix IV GX
Receiver
CM
CM
Conditions
= 0.65 V
= 0.65 V
= 0.82 V
= 0.82 V
R
(2)
S
(Note 1)
Related parts for EP4SGX290KF40C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: