EP4SGX290KF40C3N Altera, EP4SGX290KF40C3N Datasheet - Page 829
EP4SGX290KF40C3N
Manufacturer Part Number
EP4SGX290KF40C3N
Description
IC STRATIX IV GX 290K 1517FBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX290KF40C3N
Number Of Logic Elements/cells
291200
Number Of Labs/clbs
11648
Total Ram Bits
17248
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2624
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 829 of 1154
- Download datasheet (32Mb)
Chapter 4: Reset Control and Power Down in Stratix IV Devices
Transceiver Reset Sequences
February 2011 Altera Corporation
PCIe Initialization/Compliance Phase
After the device is powered up, a PCIe-compliant device goes through the compliance
phase during initialization. In this phase, the PCIe protocol requires the system to be
operating at the Gen 1 data rate. The rx_digitalreset signal must be de-asserted
during this compliance phase to achieve transitions on the pipephydonestatus signal,
as expected by the link layer. The rx_digitalreset signal is de-asserted based on the
assertion of the rx_freqlocked signal.
During the initialization/compliance phase, do not use the rx_freqlocked signal to
trigger a de-assertion of the rx_digitalreset signal. Instead, follow these reset steps:
1. After power up, assert pll_powerdown for a minimum period of t
2. When the transmitter PLL locks, as indicated by the pll_locked signal going high
3. When the receiver CDR locks to the input reference clock, as indicated by the
PCIe Normal Phase
For the normal PCIe phase, follow these steps:
1. After completion of the Initialization/Compliance phase, during the normal
2. Wait for the rx_freqlocked signal to go high again. In this phase, the received data
3. After the rx_freqlocked signal goes high, wait for at least 4 μs before asserting
4. During normal operation, after you speed-negotiate to the Gen 2 data rate,
time between markers 1 and 2). Keep the tx_digitalreset, rx_analogreset, and
rx_digitalreset signals asserted during this time period. After you de-assert the
pll_powerdown signal, the transmitter PLL starts locking to the transmitter input
reference clock.
(marker 3), de-assert tx_digitalreset. For a receiver operation, wait for the busy
signal to be de-asserted. rx_analogreset is then de-asserted. After
rx_analogreset is de-asserted, the receiver CDR starts locking to the receiver
input reference clock.
rx_pll_locked signal going high at marker 7 in
rx_digitalreset signal (marker 8). After de-asserting rx_digitalreset, the
pipephydonestatus signal transitions from the transceiver channel to indicate the
status to the link layer. Depending on its status, pipephydonestatus helps with the
continuation of the compliance phase. After successful completion of this phase,
the device enters into the normal operation phase.
operation phase at the Gen 1 data rate, when the rx_freqlocked signal is
de-asserted (marker 10 in
signifying the lock-to-reference clock.
is valid (not electrical idle) and the receiver CDR locks to the incoming data.
Proceed with the reset sequence after assertion of the rx_freqlocked signal.
rx_digitalreset (marker 12 in
that the receiver phase compensation FIFO is initialized.
asserting the rx_digitalreset signal causes the PCIe rate switch circuitry to
switch the transceiver to the Gen 1 data rate.
Data from the transceiver block is not valid from the time the rx_freqlocked
signal goes low (marker 10 in
de-asserted (marker 13 in
period (between markers 10 and 13 in
Figure
Figure
Figure
Figure
4–12), wait for the rx_pll_locked signal assertion
4–12). The PLD logic ignores the data during this
4–12) to the time rx_digitalreset is
Figure
4–12) for two parallel receive clock cycles so
4–12).
Stratix IV Device Handbook Volume 2: Transceivers
Figure
4–12, de-assert the
pll_powerdown
(the
4–23
Related parts for EP4SGX290KF40C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: