XC4VFX20-10FFG672C Xilinx Inc, XC4VFX20-10FFG672C Datasheet - Page 196

• Manufacturer Part Number: XC4VFX20-10FFG672C
• Description: IC FPGA VIRTEX-4 FX 20K 672-FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX20-10FFG672C

• Total Ram Bits: 1253376
• Number Of Logic Elements/cells: 19224
• Number Of Labs/clbs: 2136
• Number Of I /o: 320
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-BBGA, FCBGA
• No. Of Logic Blocks: 19224
• No. Of Macrocells: 19224
• No. Of Speed Grades: 10
• No. Of I/o's: 320
• Clock Management: DCM
• I/o Supply Voltage: 3.45V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML405-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Chapter 5: Configurable Logic Blocks (CLBs)
196
Multiplexers
Shift Register Summary
•
•
•
•
•
•
Virtex-4 FPGA function generators and associated multiplexers can implement the
following:
•
•
•
•
Wide input multiplexers are implemented in one level of logic (or LUT) and by dedicated
MUXFX. These multiplexers are fully combinatorial.
Each Virtex-4 FPGA slice has one MUXF5 multiplexer and one MUXFX multiplexer. The
MUXFX multiplexer implements the MUXF6, MUXF7, or MUXF8, according to the slice
position in the CLB, as shown in
multiplexers, one MUXF7 multiplexer and one MUXF8 multiplexer. MUXFX are designed
to allow LUT combinations of up to 16 LUTs in two adjacent CLBs. Any LUT can
implement a 2:1 multiplexer. Examples of multiplexers are shown in the
Multiplexers
A shift operation requires one clock edge.
Dynamic-length read operations are asynchronous (Q output).
Static-length read operations are synchronous (Q output).
The data input has a setup-to-clock timing specification.
In a cascadable configuration, the Q15 output always contains the last bit value.
The Q15 output changes synchronously after each shift operation.
4:1 multiplexer in one slice
8:1 multiplexer in two slices
16:1 multiplexer in one CLB element (4 slices)
32:1 multiplexer in two CLB elements (8 slices - 2 adjacent CLBs)
section.
www.xilinx.com
Figure
5-13. Each CLB element has two MUXF6
UG070 (v2.6) December 1, 2008
Virtex-4 FPGA User Guide
Designing Large
R