XC5VFX30T-1FFG665CES Xilinx Inc, XC5VFX30T-1FFG665CES Datasheet - Page 52
![IC FPGA VIRTEX5FX 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VFX30T-1FFG665CES
Manufacturer Part Number
XC5VFX30T-1FFG665CES
Description
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 FXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VFX30T-1FFG665CES
Number Of Logic Elements/cells
32768
Number Of Labs/clbs
2560
Total Ram Bits
2506752
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VFX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 52 of 385
- Download datasheet (14Mb)
Chapter 2: Clock Management Technology
52
Feedback Clock Input - CLKFB
Phase-Shift Clock Input - PSCLK
The feedback clock (CLKFB) input pin provides a reference or feedback signal to the DCM
to delay-compensate the clock outputs, and align them with the clock input. To provide the
necessary feedback to the DCM, connect only the CLK0 DCM output to the CLKFB pin.
When the CLKFB pin is connected, all clock outputs are deskewed to CLKIN. When the
CLKFB pin is not connected, DCM clock outputs are not deskewed to CLKIN. However,
the relative phase relationship between all output clocks is preserved.
During internal feedback configuration, the CLK0 output of a DCM connects to a global
buffer on the same top or bottom half of the device. The output of the global buffer
connects to the CLKFB input of the same DCM.
During the external feedback configuration, the following rules apply:
1.
2.
Figure 2-9
The feedback clock input signal can be driven by one of the following buffers:
1.
2.
3.
The phase-shift clock (PSCLK) input pin provides the source clock for the DCM phase
shift. The PSCLK can be asynchronous (in phase and frequency) to CLKIN. The phase-shift
clock signal can be driven by any clock source (external or internal), including:
1.
2.
3.
4.
The frequency range of PSCLK is defined by PSCLK_FREQ_LF/HF. See the Virtex-5 FPGA
Data Sheet. This input must be tied to ground when the CLKOUT_PHASE_SHIFT attribute
is set to NONE or FIXED.
To forward the clock, the CLK0 of the DCM must directly drive an OBUF or a BUFG-
to-DDR configuration.
External to the FPGA, the forwarded clock signal must be connected to the IBUFG
(GCLK pin) or the IBUF driving the CLKFB of the DCM. Both CLK and CLKFB should
have identical I/O buffers.
IBUFG – Global Clock Input Buffer
This is the preferred source for an external feedback configuration. When an IBUFG
drives a CLKFB pin of a DCM in the same top or bottom half of the device, the pad to
DCM skew is compensated for deskew.
BUFGCTRL – Internal Global Clock Buffer
This is an internal feedback configuration driven by CLK0.
IBUF – Input Buffer
This is an external feedback configuration. When IBUF is used, the PAD to DCM input
skew is not compensated and performance can not be guaranteed.
IBUF – Input Buffer
IBUFG – Global Clock Input Buffer
To access the dedicated routing, only the IBUFGs on the same half of the device (top or
bottom) as the DCM can be used to drive a PSCLK input of the DCM.
BUFGCTRL – An Internal Global Buffer
Internal Clock – Any internal clock using general purpose routing.
illustrates clock forwarding with external feedback configuration.
www.xilinx.com
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Related parts for XC5VFX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VFX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665CES](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-3FFG665C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 665FFGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5FXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: