XC5VFX30T-1FFG665CES Xilinx Inc, XC5VFX30T-1FFG665CES Datasheet - Page 70
![IC FPGA VIRTEX5FX 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VFX30T-1FFG665CES
Manufacturer Part Number
XC5VFX30T-1FFG665CES
Description
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 FXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VFX30T-1FFG665CES
Number Of Logic Elements/cells
32768
Number Of Labs/clbs
2560
Total Ram Bits
2506752
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VFX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 70 of 385
- Download datasheet (14Mb)
Chapter 2: Clock Management Technology
X-Ref Target - Figure 2-5
70
For frequency ≥ 100 MHz (period ≤ 10 ns)
CLK0 PHASE_SHIFT = 0 - 255 covers the
whole range of period.
For frequency between 50 - 100 MHz
(period 10 - 20 ns). At 50 MHz, use
CLK0 PHASE_SHIFT= 0 - 127 for the
first 10 ns.
Use CLK180 with PHASE_SHIFT= 0 - 127
for the next 10 ns.
For frequency between 25 - 50 MHz
(period 20 - 40 ns). At 25 MHz, use
CLK0 PHASE_SHIFT= 0 - 63 for the
first 10 ns.
Use CLK90 with PHASE_SHIFT= 0 - 63
for the next 10 ns.
Use CLK180 with PHASE_SHIFT= 0 - 63
for the next 10 ns.
Use CLK270 with PHASE_SHIFT= 0 - 63
for the last 10 ns.
•
•
•
If the phase shift is limited by the FINE_SHIFT_RANGE, use the coarse-grained phase
shift to extend the phase-shift range or set DCM_PERFORMANCE_MODE attribute to
MAX_RANGE to increase the FINE_SHIFT_RANGE.
CLK180, and CLK270 outputs assuming FINE_SHIFT_RANGE = 10 ns.
In variable mode, the phase-shift factor is changed by activating PSEN for one period of
PSCLK. At the PSCLK clock cycle where PSEN is activated, the level of PSINCDEC input
determines whether the phase-shift increases or decreases. A High on PSINCDEC
increases the phase shift, and a Low decreases the phase shift.
After the deskew circuit increments or decrements, the signal PSDONE is asserted High
for a single PSCLK cycle. This allows the next change to be performed.
The user interface and the physical implementation are different. The user interface
describes the phase shift as a fraction of the clock period (N/256). The physical
implementation adds the appropriate number of buffer stages (each DCM_TAP) to the
clock delay. The DCM_TAP granularity limits the phase resolution at higher clock
frequencies.
All phase-shift modes, with the exception of DIRECT mode, are temperature and voltage
adjusted. Hence, a V
DIRECT phase shift is not temperature or voltage adjusted since it directly controls
If PERIODCLKIN = FINE_SHIFT_RANGE, then the PHASE_SHIFT in variable-
positive mode is limited to +255. In fixed and variable-center mode the
PHASE_SHIFT is limited to ±255.
If PERIODCLKIN ≤ FINE_SHIFT_RANGE, then the PHASE_SHIFT in variable-
positive mode is limited to +255. In fixed and variable-center mode the
PHASE_SHIFT is limited to ±255.
For all previously described cases, the direct mode is always limited to +1023.
Figure 2-5: Fixed Phase-Shift Examples
CLK180(50 MHz)
CLK180(25 MHz)
CLK270(25 MHz)
CLK0(100 MHz)
CLK90(25 MHz)
CLK0(50 MHz)
CLK0(25 MHz)
CC
or temperature adjustment does not change the phase shift. The
www.xilinx.com
10 ns
10 ns
Figure 2-5
10 ns
illustrates using CLK90,
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
10 ns
ug0190_2_05_032506
Related parts for XC5VFX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VFX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665CES](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-3FFG665C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 665FFGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5FXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: