CY7C68014A-56LFXC Cypress Semiconductor Corp, CY7C68014A-56LFXC Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C68014A-56LFXC
Manufacturer Part Number
CY7C68014A-56LFXC
Description
IC MCU USB PERIPH HI SPD 56VQFN
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r
Datasheet
1.CY7C68013A-56PVXC.pdf
(62 pages)
Specifications of CY7C68014A-56LFXC
Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
24
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-VQFN Exposed Pad, 56-HVQFN, 56-SQFN, 56-DHVQFN
For Use With
CY4611B - KIT USB TO ATA REFERENCE DESIGN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-1672
10.7 Slave FIFO Synchronous Read
Table 20. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK
Table 21. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK
Document #: 38-08032 Rev. *M
t
t
t
t
t
t
t
t
t
t
t
t
t
t
IFCLK
SRD
RDH
OEon
OEoff
XFLG
XFD
IFCLK
SRD
RDH
OEon
OEoff
XFLG
XFD
Parameter
Parameter
IFCLK Period
SLRD to Clock Setup Time
Clock to SLRD Hold Time
SLOE Turn-on to FIFO Data Valid
SLOE Turn-off to FIFO Data Hold
Clock to FLAGS Output Propagation Delay
Clock to FIFO Data Output Propagation Delay
IFCLK Period
SLRD to Clock Setup Time
Clock to SLRD Hold Time
SLOE Turn-on to FIFO Data Valid
SLOE Turn-off to FIFO Data Hold
Clock to FLAGS Output Propagation Delay
Clock to FIFO Data Output Propagation Delay
FLAGS
SLOE
SLRD
DATA
IFCLK
Figure 18. Slave FIFO Synchronous Read Timing Diagram
Description
Description
t
OEon
N
t
SRD
t
IFCLK
t
RDH
t
XFLG
t
XFD
N+1
20.83
20.83
18.7
12.7
Min
Min
3.7
0
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
t
OEoff
[21]
[21]
[20]
Max
10.5
10.5
Max
10.5
10.5
13.5
200
9.5
15
11
Page 43 of 62
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback