EZ80L92AZ050SG Zilog, EZ80L92AZ050SG Datasheet - Page 119

IC WEBSERVER 50MHZ 100LQFP

EZ80L92AZ050SG

Manufacturer Part Number
EZ80L92AZ050SG
Description
IC WEBSERVER 50MHZ 100LQFP
Manufacturer
Zilog
Datasheet

Specifications of EZ80L92AZ050SG

Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
EZ80L92x
Core
eZ80
Data Bus Width
8 bit
Program Memory Size
64 KB
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
24
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
eZ80L920210ZCO
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3878
EZ80L92AZ050SG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80L92AZ050SG
Manufacturer:
Everlight
Quantity:
12 000
Part Number:
EZ80L92AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
PS013014-0107
UART Interrupt Identification Registers
The Read-Only UARTx_IIR register allows you to check whether the FIFO is enabled and
the status of interrupts. These registers share the same I/O addresses as the UARTx_FCTL
registers. See
Table 57. UART Interrupt Identification Registers (UART0_IIR = 00C2h, UART1_IIR
Bit
Position
1
TIE
0
RIE
Bit
Reset
CPU Access
Note: R = Read only.
Bit
Position
[7:6]
FSTS
[5:4]
[3:1]
INSTS
0
INTBIT
= 00D2h)
Table 57
Value Description
000–110 Interrupt Status Code
Value
0
1
0
1
00
00
11
0
1
and
Transmit interrupt is disabled.
Transmit interrupt is enabled. Interrupt is generated when the
transmit FIFO/buffer is empty indicating no more bytes
available for transmission.
Receive interrupt is disabled.
Receive interrupt and receiver time-out interrupt are enabled.
Interrupt is generated if the FIFO/buffer contains data ready to
be read or if the receiver times out.
Table
R
7
0
Description
FIFO is disabled.
FIFO is enabled.
Reserved
The code indicated in these three bits is valid only if INTBIT
is 0. If two internal interrupt sources are active and their
respective enable bits are High, only the higher priority
interrupt is seen by the application. The lower-priority
interrupt code is indicated only after the higher-priority
interrupt is serviced.
There is an active interrupt source within the UART.
There is not an active interrupt source within the UART.
58.
R
6
0
R
5
0
Universal Asynchronous Receiver/Transmitter
Table 58
R
4
0
lists the interrupt status codes.
R
3
0
Product Specification
R
2
0
eZ80L92 MCU
R
1
0
R
0
1
113

Related parts for EZ80L92AZ050SG