MC68040FE33A Freescale Semiconductor, MC68040FE33A Datasheet - Page 113

IC MICROPROCESSOR 32BIT 184-CQFP

MC68040FE33A

Manufacturer Part Number
MC68040FE33A
Description
IC MICROPROCESSOR 32BIT 184-CQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68040FE33A

Processor Type
M680x0 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
184-CQFP
Package
184CQFP
Processor Series
M680xx
Core
CPU32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68040FE33A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
MC68040 Floating-Point Emulation (MC68040FPSP) for descriptions of emulator use of
this signal.
5.7.2 Reset In (
This input signal causes the M68040 to enter reset exception processing. The RSTI signal
is an asynchronous input that is internally synchronized to the next rising edge of the
BCLK signal. All three-state signals are set to the high-impedance state, and all outputs,
except MI, are negated when RSTI is recognized. The assertion of RSTI does not affect
the test pins. Refer to Section 7 Bus Operation for a description of reset operation and to
Section 8 Exception Processing for information about the reset exception.
5.7.3 Reset Out (
The M68040 asserts this output during execution of the RESET instruction to initialize
external devices. Refer to Section 7 Bus Operation for a description of reset out bus
operation.
5.8 INTERRUPT CONTROL SIGNALS
The following signals control the interrupt functions.
5.8.1 Interrupt Priority Level (
These input signals provide an indication of an interrupt condition and the encoding of the
interrupt level from a peripheral or external prioritizing circuitry. IPL2 is the most significant
bit of the level number. For example, since the IPL¯ signals are active low, IPL2 –IPL0 = $5
corresponds to an interrupt request at interrupt priority level 2.
During a processor reset, the levels on the IPL¯ lines are latched and used to select the
output driver characteristics for three signal groups listed in Table 5-5. Refer to Section 8
Exception Processing for information on interrupts and to Section 11 MC68040
Electrical and Thermal Characteristics for information on driver characteristics. Refer to
Appendix A MC68LC040 and Appendix B MC68EC040 for how these signals are
different on power-up.
MOTOROLA
NOTE: High input level = small buffers enabled; low input level = large buffers enabled.
Signal
IPL2
IPL1
IPL0
RSTI
RSTO
Table 5-5. Output Driver Control Groups
Freescale Semiconductor, Inc.
Data-Bus: D31–D0
Address Bus and Transfer Attributes:
Miscellaneous Control Signals:
)
A31–A0, CIOUT, LOCK, LOCKE , R/ W, SIZ1–SIZ0,
TLN1–TLN0, TM2–TM0, TT1–TT0, UPA1–UPA0
BB, BR , IPEND, MI, PST3–PST0, RSTO , TA, TDO, TIP , TS
For More Information On This Product,
)
Go to: www.freescale.com
M68040 USER’S MANUAL
IPL2
Output Buffers Controlled
IPL0
)
5- 11

Related parts for MC68040FE33A