MAX394CPP+ Maxim Integrated Products, MAX394CPP+ Datasheet - Page 6
![IC SWITCH QUAD SPDT 20DIP](/photos/6/58/65812/175-20-dip_sml.jpg)
MAX394CPP+
Manufacturer Part Number
MAX394CPP+
Description
IC SWITCH QUAD SPDT 20DIP
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX394CPP.pdf
(13 pages)
Specifications of MAX394CPP+
Function
Switch
Circuit
4 x SPDT
On-state Resistance
35 Ohm
Voltage Supply Source
Single, Dual Supply
Voltage - Supply, Single/dual (±)
2.7 V ~ 15 V, ±2.7 V ~ 8 V
Current - Supply
1µA
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Number Of Switches
Quad
Switch Configuration
SPDT
On Resistance (max)
35 Ohms
On Time (max)
130 ns
Off Time (max)
75 ns
Off Isolation (typ)
66 dB
Supply Voltage (max)
+/- 8 V
Supply Voltage (min)
+/- 2.7 V
Supply Current
0.06 uA
Maximum Power Dissipation
842 mW
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Description/function
Analog Switch
Input Level
CMOS, TTL
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Low-Voltage, Quad, SPDT,
CMOS Analog Switch
ELECTRICAL CHARACTERISTICS—Single +3.3V Supply (continued)
(V+ = 3.0V to 3.6V, GND = 0V, V
Note 2:
this data sheet.
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
6
Input Current with Input
Voltage High
Input Current with Input
Voltage Low
DIGITAL LOGIC INPUT
DYNAMIC
Turn-On Time (Note 3)
Turn-Off Time (Note 3)
Break-Before-Make Delay
(Note 3)
Charge Injection (Note 3)
SUPPLY
Power-Supply Range
Positive Supply Current
Negative Supply Current
_______________________________________________________________________________________
PARAMETER
The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in
Guaranteed by design.
ΔR
specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as
measured over the specified analog signal range.
Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at room temperature.
See Figure 6. Off-isolation = 20log
Between any two switches. See Figure 3.
Leakage testing at single supply is guaranteed by testing with dual supplies.
ON
= ΔR
ON
(max) - ΔR
SYMBOL
INH
V
t
I
I
t
ON
OFF
INH
V+
INL
ON
CTE
t
I+
= 2.4V, V
I-
D
(min). On-resistance match between channels and flatness are guaranteed only with
V
V
V
V
Figure 5
C
R
All channels on or off, V
V+ = 3.6V, V- = 0V
All channels on or off, V
V+ = 3.6V, V- = 0V
10
INL
IN
IN
COM
COM
GEN
L
= 1.0nF, V
V
= 2.4V, all others = 0.8V
= 0.8V, all others = 2.4V
COM
= 0.8V, T
= 0Ω, Figure 6
= 1.5V, Figure 2
= 1.5V, Figure 2
/V
NC
GEN
A
or V
= T
CONDITIONS
= 0V,
NO
MIN
, V
to T
IN
IN
COM
T
T
T
T
= 0V or V+,
= 0V or V+,
MAX
A
A
A
A
= +25°C
= +25°C
= +25°C
= +25°C
= output, V
, unless otherwise noted.)
NC
or
NO
= input to off switch.
MIN
-1.0
-1.0
-1.0
-1.0
2.7
5
(Note 2)
+0.005
+0.005
+0.01
-0.01
TYP
20
1
MAX
+1.0
+1.0
+1.0
+1.0
400
150
16
5
UNITS
µA
µA
pC
µA
µA
ns
ns
ns
V