LFXP3C-4QN208C Lattice, LFXP3C-4QN208C Datasheet - Page 310
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP3C-4QN208C
Manufacturer Part Number
LFXP3C-4QN208C
Description
IC FPGA 3.1KLUTS 136I/O 208-PQFP
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP3C-4QN208C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP3C-4QN208C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 310 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
the D[0:7], INITN, and BUSY pins, once all of the configuration data has been received, in order to prevent interfer-
ence with other devices in the daisy chain.
Once the Flow-Through option starts, the device will remain in Flow-Through until the wake up sequence com-
pletes.
Master Clock
If the CFG pins indicate that this is a Master device the CCLK pin will become an output with the frequency set by
the user. The default Master Clock Frequency is 2.5 MHz.
The user can determine the Master Clock frequency by setting the MCCLK_FREQ preference in the Lattice isp-
LEVER design software. One of the first things loaded during configuration is the MCCLK_FREQ parameter; once
this parameter is loaded the frequency changes to the selected value using a glitchless switch. Care should be
exercised not to exceed the frequency specification of the slave devices or the signal integrity capabilities of the
PCB layout. See Table 13-3 for available options.
Security Bit
Setting the security bit prevents readback of the SRAM and Flash from JTAG or the sysCONFIG pins. When the
security bit is set the only operations available are erase and write. The security bit is updated as the last operation
of SRAM configuration or Flash programming. By using on-chip Flash, and setting the security bit, the user can
create a very secure device.
The security bit is accessed via the Preference Editor in ispLEVER design software.
More information on device security can be found in the document FPGA Design Security Issues: Using the
ispXPGA Family of FPGAs to Achieve High Design Security, available on the Lattice Semiconductor web site at
www.latticesemi.com.
Slave Serial Mode
The CCLK pin becomes an input and data at DI is clocked on the rising edge of CCLK. After the device is fully con-
figured, if the Bypass option has been set, data sent to DI will be presented to the next device via the DOUT pin as
shown in Figure 13-4.
Master Serial Mode
In Master Serial mode the device will drive CCLK out to the Slave Serial devices in the chain and the serial PROM
that will provide the bitstream. The Master device accepts the data at DIN on the rising edge of CCLK. The Master
Serial device starts driving CCLK at the beginning of the configuration and continues to drive CCLK until the exter-
nal DONE pin is driven high and an additional 100 to 500 clock cycles have been generated. The CCLK frequency
on power up defaults to 2.5 MHz. The master clock frequency default remains unless a new clock frequency is
loaded from the bitstream.
If a Master Serial device is daisy chained with Slave Serial devices the Bypass option should be used so that over-
flow configuration data is directed to the DOUT pin.
Figure 13-4 shows a serial daisy chain. The daisy chain allows multiple Lattice FPGA devices to be configured
using one configuration storage device. The center device operates in Master Serial with the Bypass option set
Slave Serial (no overload option)
Slave Serial (Bypass ON)
Master Serial (no overload option)
Master Serial (Bypass ON)
Configuration Mode
Configuration Mode
CFG[1]
CFG[1]
0
0
0
0
13-11
CFG[0]
CFG[0]
0
0
1
1
LatticeXP sysCONFIG Usage Guide
CONFIG_MODE
CONFIG_MODE
Master_Serial
Master_Serial
Slave_Serial
Slave_Serial
Chain Mode
Chain Mode
Disable
Bypass
Disable
Bypass
Related parts for LFXP3C-4QN208C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP3C-4TN144C](/photos/16/14/161488/tqfp-144_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP3C-4TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP3C-4Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
![LFXP3C-4T144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd I
Manufacturer:
Lattice
![LFXP3C-4Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.8 /2.5/3.3V -4 Spd I
Manufacturer:
Lattice
![LFXP3C-3TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 100 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP3C-3QN208C](/photos/16/15/161504/qfp208_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 136 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP3C-3TN100C](/photos/16/2/160258/tqfp-100_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 62 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP3C-5TN100C](/photos/16/2/160258/tqfp-100_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 62 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP3C-3TN100I](/photos/16/2/160258/tqfp-100_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.8/ 2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Datasheet:
![LFXP3C-3TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 I/O 1.8/2.5/3.3V IND
Manufacturer:
Lattice
Datasheet:
![LFXP3C-5TN144C](/photos/19/4/190401/ge144tqfp05-40_tmb.jpg)
Part Number:
Description:
FPGA, 1.8V FLASH, INSTANT ON, SMD
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP3C-3QN208I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 208-Pin PQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP3C-3T144I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 144-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP3C-4T100I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 100-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: