HD64F2168VTE33 Renesas Electronics America, HD64F2168VTE33 Datasheet - Page 394

no-image

HD64F2168VTE33

Manufacturer Part Number
HD64F2168VTE33
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F2168VTE33

Cpu Family
H8S
Device Core Size
16/32Bit
Frequency (max)
33MHz
Interface Type
I2C/IrDA/SCI
Program Memory Type
Flash
Program Memory Size
256KB
Total Internal Ram Size
40KB
# I/os (max)
106
Number Of Timers - General Purpose
5
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2168VTE33
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2168VTE33V
Manufacturer:
Renesas
Quantity:
8 400
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS
Quantity:
112
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Asynchronous Mode:
• Data length: 7 or 8 bits
• Stop bit length: 1 or 2 bits
• Parity: Even, odd, or none
• Receive error detection: Parity, overrun, and framing errors
• Break detection: Break can be detected by reading the RxD pin level directly in case of a
• Average transfer rate generator (SCI_0 and SCI_2): 460.606 kbps or 115.152 kbps selectable
Clock Synchronous Mode:
• Data length: 8 bits
• Receive error detection: Overrun errors
• SCI channel selectable (SCI_0 and SCI_2): When SSE0I = 1, TxD0 = high-impedance state
Smart Card Interface:
• An error signal can be automatically transmitted on detection of a parity error during reception
• Data can be automatically re-transmitted on detection of a error signal during transmission
• Both direct convention and inverse convention are supported
Figure 14.1 shows a block diagram of SCI_1, and figure 14.2 shows a block diagram of SCI_0 and
SCI_2.
Rev. 3.00, 03/04, page 352 of 830
framing error
at 10.667-MHz operation; 720 kbps, 460.784 kbps, 230.392 kbps, or 115.196 kbps selectable
at 16- or 24-MHz operation; 230.392 kbps or 115.196 kbps selectable at 20-MHz operation;
and 720 kbps selectable at 32-MHz operation
and SCK0 = fixed to high input; when SSE2I = 1, TxD2 = high-impedance state and SCK2 =
fixed to high input

Related parts for HD64F2168VTE33