HD64F2168VTE33 Renesas Electronics America, HD64F2168VTE33 Datasheet - Page 408

no-image

HD64F2168VTE33

Manufacturer Part Number
HD64F2168VTE33
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F2168VTE33

Cpu Family
H8S
Device Core Size
16/32Bit
Frequency (max)
33MHz
Interface Type
I2C/IrDA/SCI
Program Memory Type
Flash
Program Memory Size
256KB
Total Internal Ram Size
40KB
# I/os (max)
106
Number Of Timers - General Purpose
5
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2168VTE33
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2168VTE33V
Manufacturer:
Renesas
Quantity:
8 400
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS
Quantity:
112
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
• Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)
Rev. 3.00, 03/04, page 366 of 830
Bit
7
6
5
4
Bit Name
TDRE
RDRF
ORER
ERS
Initial Value
1
0
0
0
R/W
R/(W)* Transmit Data Register Empty
R/(W)*
R/(W)*
R/(W)*
1
1
1
Description
Indicates whether TDR contains transmit data.
[Setting conditions]
[Clearing conditions]
Receive Data Register Full
Indicates that receive data is stored in RDR.
[Setting condition]
[Clearing conditions]
The RDRF flag is not affected and retains its
previous value when the RE bit in SCR is cleared
to 0.
Overrun Error
[Setting condition]
When the next serial reception is completed while
RDRF = 1
[Clearing condition]
When 0 is written to ORER after reading ORER = 1
Error Signal Status
[Setting condition]
When a low error signal is sampled
[Clearing condition]
When 0 is written to ERS after reading ERS = 1
When the TE bit in SCR is 0
When data is transferred from TDR to TSR, and
TDR can be written to.
When 0 is written to TDRE after reading TDRE =
1
When a TXI interrupt request is issued allowing
DTC to write data to TDR
When serial reception ends normally and
receive data is transferred from RSR to RDR
= 1
When an RXI interrupt request is issued
allowing DTC to read data from RDR
When 0 is written to RDRF after reading RDRF

Related parts for HD64F2168VTE33