SI3063-F-FS Silicon Laboratories Inc, SI3063-F-FS Datasheet - Page 46

no-image

SI3063-F-FS

Manufacturer Part Number
SI3063-F-FS
Description
IC DAA ENH GLOB LINE-SIDE 16SOIC
Manufacturer
Silicon Laboratories Inc
Type
Integrated Direct Access Arrangementr
Datasheet

Specifications of SI3063-F-FS

Package / Case
*
Function
Direct Access Arrangement (DAA)
Number Of Circuits
1
Current - Supply
9mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Includes
Billing Tone Detection, Line Voltage Monitor, Loop Current Monitor, Overload Detection, Ring Detector
Supply Current
9 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-
Power (watts)
-
Interface
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Si306x
Register 22. Ring Validation Control 1
Reset settings = 1001_0110
46
Bit
7:6
5:0
Name
Type
Bit
RDLY[1:0]
RMX[5:0]
Name
D7
RDLY[1:0]
R/W
D6
Ring Delay Bits 1 and 0.
These bits, in combination with the RDLY[2] bit (Register 23), set the amount of time
between when a ring signal is validated and when a valid ring signal is indicated.
RDLY[2]
0
0
0
.
.
.
1
Ring Assertion Maximum Count.
These bits set the maximum ring frequency for a valid ring signal within a 10% margin of
error. During ring qualification, a timer is loaded with the RAS[5:0] field upon a TIP/RING
event and decrements at a regular rate. When a subsequent TIP/RING event occurs, the
timer value is compared to the RMX[5:0] field and if it exceeds the value in RMX[5:0] then
the frequency of the ring is too high and the ring is invalidated. The difference between
RAS[5:0] and RMX[5:0] identifies the minimum duration between TIP/RING events to qual-
ify as a ring, in binary-coded increments of 2.0 ms (nominal). A TIP/RING event typically
occurs twice per ring tone period. At 20 Hz, TIP/RING events would occur every 1/
(2 x 20 Hz) = 25 ms. To calculate the correct RMX[5:0] value for a frequency range [f_min,
f_max], the following equation should be used:
To compensate for error margin and ensure a sufficient ring detection window, it is recom-
mended that the calculated value of RMX[5:0] be incremented by 1.
D5
RDLY[1:0]
D4
RMX 5:0
00
01
10
11
[
D3
] RAS 5:0
RMX[5:0]
Rev. 0.9
R/W
[
1792
Delay
512
256
D2
0
m
]
Function
s
m
m
m
-------------------------------------------- - RMX RAS
2 f_max
s
s
s
×
D1
1
×
2 ms
D0
,

Related parts for SI3063-F-FS