PEB 3081 H V1.4 Infineon Technologies, PEB 3081 H V1.4 Datasheet - Page 56

no-image

PEB 3081 H V1.4

Manufacturer Part Number
PEB 3081 H V1.4
Description
IC S-BUS INTERFACE EXT MQFP44
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB 3081 H V1.4

Function
S / T Bus Interface Transceiver
Interface
IOM-2, ISDN, SCI
Number Of Circuits
1
Voltage - Supply
3.3V
Current - Supply
30mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-QFP
Includes
D-Channel Access Control, Monitor Channel Handler
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Other names
PEB3081HV1.4XT
PEB3081HV14XP
SP000007583
SP000007584
3.4.1
The receive PLL performs phase tracking between the F/L transition of the receive signal
and the recovered clock. Phase adjustment is done by adding or subtracting 0.5 or 1
XTAL period to or from a 1.536-MHz clock cycle. The 1.536-MHz clock is than used to
generate any other clock synchronized to the line.
During (re)synchronization an internal reset condition may effect the 1.536-MHz clock to
have high or low times as short as 130 ns. After the S/T interface frame has achieved
the synchronized state (after three consecutive valid pairs of code violations) the FSC
output in TE mode is set to a specific phase relationship, thus causing once an irregular
FSC timing.
The phase relationships of the clocks are shown in
Figure 30
3.4.2
The timing extraction jitter of the SBCX-X conforms to ITU-T Recommendation I.430
(– 7% to + 7% of the S-interface bit period).
Data Sheet
FSC
7.68 MHz
1536 kHz *
768 kHz
Description of the Receive PLL (DPLL)
Jitter
F-bit
Phase Relationships of SBCX-X Clock Signals
* Synchronous to receive S/T. Duty Ratio 1:1 Normally
56
Figure
Description of Functional Blocks
30.
PEB 3081
2003-02-04
SBCX-X
ITD09664

Related parts for PEB 3081 H V1.4