PHKD13N03LT NXP Semiconductors, PHKD13N03LT Datasheet

Dual logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology

PHKD13N03LT

Manufacturer Part Number
PHKD13N03LT
Description
Dual logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PHKD13N03LT
Manufacturer:
NXP
Quantity:
81 000
Part Number:
PHKD13N03LT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PHKD13N03LT
Quantity:
1 850
1. Product profile
Table 1.
[1]
Symbol
V
I
P
Static characteristics
R
Dynamic characteristics
Q
D
DS
tot
DSon
GD
Single device conducting.
Quick reference data
Parameter
drain-source voltage
drain current
total power dissipation
drain-source on-state resistance V
gate-drain charge
1.1 General description
1.2 Features and benefits
1.3 Applications
1.4 Quick reference data
Dual logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product is designed and qualified for use in
computing, communications, consumer and industrial applications only.
PHKD13N03LT
Dual N-channel TrenchMOS logic level FET
Rev. 5 — 27 December 2011
Low conduction losses due to low
on-state resistance
Simple gate drive required due to low
gate charge
DC-to-DC convertors
Lithium-ion battery applications
Conditions
T
T
see
T
see
V
T
j
sp
sp
j
GS
GS
≥ 25 °C; T
= 25 °C; see
= 25 °C; V
= 25 °C; see
Figure 3
Figure
= 10 V; I
= 5 V; I
9; see
D
j
D
≤ 150 °C
= 5 A; V
GS
= 8 A; T
Figure 11
Figure 2
= 10 V; see
Figure 10
DS
j
= 25 °C;
= 15 V;
Figure
Suitable for high frequency
applications due to fast switching
characteristics
Notebook computers
Portable equipment
1;
[1]
Min
-
-
-
-
-
Product data sheet
Typ
-
-
-
17
3.9
Max
30
10.4
3.57
20
-
Unit
V
A
W
mΩ
nC

Related parts for PHKD13N03LT

PHKD13N03LT Summary of contents

Page 1

... PHKD13N03LT Dual N-channel TrenchMOS logic level FET Rev. 5 — 27 December 2011 1. Product profile 1.1 General description Dual logic level N-channel enhancement mode Field-Effect Transistor (FET plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only. ...

Page 2

... °C; see Figure °C sp ≤ 10 µ °C; pulsed All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Graphic symbol Version SOT96-1 Min Max - kΩ ...

Page 3

... T (°C) sp Fig All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET 120 der 100 Normalized total power dissipation as a function of solder point temperature t p 100 μ ...

Page 4

... Transient thermal impedance from junction to solder point as a function of pulse duration PHKD13N03LT Product data sheet Dual N-channel TrenchMOS logic level FET Conditions see Figure 4 minimum footprint ; mounted on a printed-circuit board - All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Min Typ Max Unit - - 35 K K/W 003aaa415 t ...

Page 5

... I = 1.5 A G(ext ° see Figure /dt = -100 A/µ ° All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Min Typ Max 2 ...

Page 6

... V 2.5 V 2.4 V 2.3 V 0.6 0 (V) DS Fig 6. 003aaa426 max (V) GS Fig 8. All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET 10 × > DSon 150 ° Transfer characteristics: drain current as a function of gate-source voltage ...

Page 7

... Fig 10. Normalized drain-source on-state resistance 003aaa330 (pF (nC) G Fig 12. Input, output and reverse transfer capacitances All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET 2 a 1.5 1 0.5 0 − factor as a function of junction temperature ...

Page 8

... PHKD13N03LT Product data sheet ( 150 °C 0 0.2 0.4 0.6 All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET 003aaa329 = 25 ° 0 (V) SD © NXP B.V. 2011. All rights reserved ...

Page 9

... REFERENCES JEDEC JEITA MS-012 All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET θ detail ...

Page 10

... Product data sheet Dual N-channel TrenchMOS logic level FET Data sheet status Change notice Product data sheet - Product data sheet - All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Supersedes PHKD13N03LT v.4 PHKD13N03LT v.3 © NXP B.V. 2011. All rights reserved ...

Page 11

... All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET © NXP B.V. 2011. All rights reserved ...

Page 12

... TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V. HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 5 — 27 December 2011 PHKD13N03LT Dual N-channel TrenchMOS logic level FET Trademarks © NXP B.V. 2011. All rights reserved ...

Page 13

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All rights reserved. Date of release: 27 December 2011 Document identifier: PHKD13N03LT ...

Related keywords