TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 407

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
PCIC
16.4.20. P2G Interrupt Mask Register (P2GMASK)
16.4.21. P2G Current Command Register (P2GCCMD)
Rev. 3.1 November 1, 2005
Default
Default
Default
Default
NAME
NAME
NAME
NAME
Bit
31:25
24
23
22
21
20:0
Bits
31:4
3:0
TYPE
TYPE
TYPE
TYPE
Mnemonic
PMSCIE
PMEESIE
PMECLRIE
Mnemonic
TCCMD
31
15
31
15
30
14
30
14
Field Name
Reserved
Power
Management
State Change
Interrupt Enable
PME_En Set
Interrupt Enable
PME Status Clear
Interrupt Enable
Reserved
Reserved
Field Name
Reserved
Target Current
Command
Register
29
13
29
13
RESERVED
28
12
28
12
Figure 16-32 P2G Current Command Register
Table 16-33 P2G Current Command Register
Figure 16-31 P2G Interrupt Mask Register
Table 16-32 P2G Interrupt Mask Register
27
11
27
11
Description
Power Management State Change Interrupt Enable (Default: 0x0)
Generates an interrupt when the PowerState field of the Power Management
Register (PMCSR) is rewritten.
1: Generates an interrupt.
0: Does not generate an interrupt.
PME_En Set Interrupt Enable (Default: 0x0)
Generates an interrupt when the PME_En bit of the PMCSR Register is set.
1: Generates an interrupt.
0: Does not generate an interrupt.
PME_Status Clear Interrupt Enable (Default: 0x0)
Generates an interrupt when the PME_Status bit of the PMCSR Register is
cleared.
1: Generates an interrupt.
0: Does not generate an interrupt.
Description
Target Current Command (Default: 0x9)
Indicates the PCI command within the target access process that is currently
in progress. This is a diagnostic function.
RESERVED
26
10
26
10
25
25
9
9
16-43
PMSCIE PMEESIE PMECLRIE
RESERVED
RESERVED
R/W
0x0
24
24
8
8
R/W
0x0
23
23
7
7
R/W
0x0
22
22
6
6
R/W
0x0
21
21
5
5
20
20
Toshiba RISC Processor
4
4
RESERVED
19
19
3
3
18
18
2
2
TCCMD
0x9
R
17
17
1
1
R/W
R/W
R/W
R/W
R/W
R
TX4939
16
16
0
0
16
16

Related parts for TX4939XBG-400