TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 483

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
ATA100
17.5. Ultra DMA mode data transfer
17.5.1. When a read command is issued to the device (transfer start position)
The above figure is a timing diagram that shows the transfer start position during read transfer in Ultra DMA Mode 5.
Following are the steps for setting up the software used when transferring data.
Following is a description of the meaning of each control signal.
Rev. 3.1 November 1, 2005
ATA_CLK
HA
CS1N
CS0N
DMARQ
DMACKN
DIOWN
DIORN
IORDY
ATD_IN
(1)
(2) – (7) (The same as for PIO transfer.)
(8)
DMARQ:
DMACKN: Receives the DMARQ signal, then starts the actual transfer process when this controller completes its
DIORN:
DIOWN:
IORDY:
Use bits [7:4] of the System Control Register, select the Ultra DMA mode, then set bit [1] of the System
Control Register.
Wait for a transfer end interrupt and an interrupt from the device. Then, confirm that the transfer process
ended and transition to the next process.
DMA request signal that is inputted from the device. This signal starts the data transfer process when it
is inputted to the Controller.
data transfer preparations.
This signal is usually used as a strobe signal when transferring data from the device to the controller.
During read transfer in Ultra DMA however, this signal is used as the DMA Ready signal and outputs
“High” to pause the data transfer.
This signal is usually used as a strobe signal when transferring data from the controller to the device.
During read transfer in Ultra DMA however, this signal is used as the DMA Stop signal and outputs
“High” to terminate the data transfer.
This signal is input to this controller as a strobe signal used when transferring data from the device to the
controller. Sampling data at both edges of this signal makes it possible to send data to the controller.
17-29
Toshiba RISC Processor
TX4939
17
17

Related parts for TX4939XBG-400