WM8978 Wolfson Microelectronics Ltd., WM8978 Datasheet - Page 2
WM8978
Manufacturer Part Number
WM8978
Description
The WM8978 is a low power, high quality stereo codec designed for portable applications such as Digital still camera or Digital Camcorde
Manufacturer
Wolfson Microelectronics Ltd.
Datasheet
1.WM8978.pdf
(108 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
WM8978CGEFL/RV
Manufacturer:
WOLFSON
Quantity:
10 000
Part Number:
WM8978CGEFL/RV
Manufacturer:
WOLFSON
Quantity:
20 000
Company:
Part Number:
WM8978G
Manufacturer:
SANYO
Quantity:
87 018
Part Number:
WM8978G
Manufacturer:
WM
Quantity:
20 000
Part Number:
WM8978GEFL
Manufacturer:
WOLFSON
Quantity:
20 000
Company:
Part Number:
WM8978GEFL/RV
Manufacturer:
WOLFSON
Quantity:
9 870
WM8978
DESCRIPTION .......................................................................................................1
BLOCK DIAGRAM .................................................................................................1
FEATURES.............................................................................................................1
APPLICATIONS .....................................................................................................1
TABLE OF CONTENTS .........................................................................................2
PIN CONFIGURATION...........................................................................................4
ORDERING INFORMATION ..................................................................................4
PIN DESCRIPTION ................................................................................................5
RECOMMENDED OPERATING CONDITIONS .....................................................6
ELECTRICAL CHARACTERISTICS ......................................................................7
SPEAKER OUTPUT THD VERSUS POWER ......................................................11
AUDIO PATHS OVERVIEW .................................................................................14
SIGNAL TIMING REQUIREMENTS .....................................................................15
INTERNAL POWER ON RESET CIRCUIT ..........................................................19
DEVICE DESCRIPTION.......................................................................................25
REGISTER MAP...................................................................................................80
DIGITAL FILTER CHARACTERISTICS ...............................................................99
w
TERMINOLOGY .......................................................................................................... 10
SYSTEM CLOCK TIMING ........................................................................................... 15
AUDIO INTERFACE TIMING – MASTER MODE ........................................................ 15
AUDIO INTERFACE TIMING – SLAVE MODE............................................................ 16
CONTROL INTERFACE TIMING – 3-WIRE MODE .................................................... 17
CONTROL INTERFACE TIMING – 2-WIRE MODE .................................................... 18
RECOMMENDED POWER UP/DOWN SEQUENCE .................................................. 21
INTRODUCTION ......................................................................................................... 25
INPUT SIGNAL PATH ................................................................................................. 27
ANALOGUE TO DIGITAL CONVERTER (ADC).......................................................... 34
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC) .......................................... 38
OUTPUT SIGNAL PATH ............................................................................................. 42
3D STEREO ENHANCEMENT .................................................................................... 49
ANALOGUE OUTPUTS............................................................................................... 49
DIGITAL AUDIO INTERFACES................................................................................... 65
AUDIO SAMPLE RATES ............................................................................................. 72
MASTER CLOCK AND PHASE LOCKED LOOP (PLL) ............................................... 72
GENERAL PURPOSE INPUT/OUTPUT...................................................................... 74
OUTPUT SWITCHING (JACK DETECT)..................................................................... 75
CONTROL INTERFACE.............................................................................................. 77
RESETTING THE CHIP .............................................................................................. 78
POWER SUPPLIES .................................................................................................... 78
POWER MANAGEMENT ............................................................................................ 79
REGISTER BITS BY ADDRESS ................................................................................. 82
TERMINOLOGY .......................................................................................................... 99
DAC FILTER RESPONSES....................................................................................... 100
ADC FILTER RESPONSES....................................................................................... 100
HIGHPASS FILTER................................................................................................... 101
5-BAND EQUALISER ................................................................................................ 102
TABLE OF CONTENTS
PTD Rev 2.6 November 2005
Preliminary Technical Data
2