AD1821 Analog Devices, AD1821 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD1821
Manufacturer Part Number
AD1821
Description
Manufacturer
Analog Devices
Datasheet
1.AD1821.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD1821JC
Manufacturer:
TOKO
Quantity:
1 027
Part Number:
AD1821JS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Hardware Volume Pins
Pin Name
VOL_DN*
VOL_UP*
Control Pins
Pin Name
XCTL0*
PCLKO*
XCTL1*
RING*
Power Supplies
Pin Name
V
GNDA
V
GND
Optional EEPROM Pins
Pin Name
EE_CLK
EE_DATA
*The position of this pin location/function is dependent on the EEPROM data.
REV. 0
CC
DD
68
68
69
69
34
3*, 24, 65,
58
57
PQFP
2, 99, 100
1, 98
PQFP
PQFP
33
23, 62, 71,
89, 95
70, 84, 90,
96, 99*, 100*
PQFP
I/O
I/O
O
O
O
I
I/O
I
I
I/O
O
I
I
I
I
I
Description
Master Volume Down. Modifies output level on pins L_OUT and R_OUT.
Contains a 10 k
Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When
asserted simultaneously with VOL_UP, output is muted. Output level modifica-
tion reflected in indirect register 0 29.
Master Volume Up. Modifies output level on pins L_OUT and R_OUT. Con-
tains a 10 k
Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When
asserted simultaneously with VOL_UP, output is muted. Output level modifica-
tion reflected in indirect register 0 29.
Description
External Control 0. The state of this pin (TTL HI or LO) is reflected in codec
indexed register. This pin is an open drain driver.
Programmable Clock Output. This pin can be programmed to generate an out-
put clock equal to F
MPEG decoders typically require a master clock of 256
synchronization.
External Control 1. The state of this pin (TTL HI or LO) is reflected in codec
indexed register. Open drain, 8 mA active 0.5 mA pull-up resistor.
Ring Indicator. Used to accept the ring indicator flag from the DAA.
Description
Analog Supply Voltage (+5 V).
Analog Ground.
Digital Supply Voltage (+5 V).
Digital Ground.
Description
EEPROM Clock.
EEPROM Data.
–13–
internal pull-up resistor. When asserted LO, increases Master
internal pull-up resistor. When asserted LO, decreases Master
S
, 8
F
S
, 16
F
S
, 32
F
S
, 64
F
S
, 128
F
S
F
for audio
S
AD1821
or 256
F
S
.