74F191SJ Fairchild Semiconductor, 74F191SJ Datasheet
74F191SJ
Specifications of 74F191SJ
Related parts for 74F191SJ
74F191SJ Summary of contents
Page 1
... Ordering Code: Order Number Package Number 74F191SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 74F191SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F191PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. ...
Page 2
Unit Loading/Fan Out Pin Names CE Count Enable Input (Active LOW) CP Clock Pulse Input (Active Rising Edge) P –P Parallel Data Inputs Asynchronous Parallel Load Input (Active LOW) U/D Up/Down Count Control Input Q –Q Flip-Flop ...
Page 3
FIGURE 1. n-Stage Counter Using Ripple Clock FIGURE 2. Synchronous n-Stage Counter Using Ripple Carry/Borrow FIGURE 3. Synchronous n-Stage Counter with Gated Carry/Borrow Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and ...
Page 4
Absolute Maximum Ratings Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V Pin Potential to Ground Pin CC Input Voltage (Note 2) Input Current (Note 5.0 mA Voltage Applied to Output in HIGH State ...
Page 5
AC Electrical Characteristics Symbol Parameter f Maximum Count Frequency MAX t Propagation Delay PLH PHL n t Propagation Delay PLH PHL t Propagation Delay PLH PHL t Propagation ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number M16A Package Number M16D 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...