ADP315PC87570 National Semiconductor, ADP315PC87570 Datasheet - Page 97
ADP315PC87570
Manufacturer Part Number
ADP315PC87570
Description
Keyboard and Power Management Controller
Manufacturer
National Semiconductor
Datasheet
1.ADP315PC87570.pdf
(168 pages)
- Current page: 97 of 168
- Download datasheet (892Kb)
www.national.com
Bit 0 - Start of Transaction Interrupt Enable (SOTIE)
Bit 1 - End of Transaction Interrupt Enable (EOTIE)
Bit 2 - Disabled Shift Mechanism Interrupt Enable (DSMIE)
This bit is used for enabling the interrupt generation on
a transaction start detection. When set (1), the interrupt
signal (PSINT1) to the ICU is active (1) whenever the
PSTAT.SOT bit is set. When SOT is cleared (0), the
PSSTAT.SOT bit does not affect the interrupt signal.
Once set, SOT is not cleared until the shift mechanism
is reset. Therefore SOTIE should be cleared on the first
occurrence of an SOT interrupt. SOTIE should be set (1)
when the PS/2 module is programmed to handle the im-
pending transfer.
This bit is used for enabling the interrupt generation on
an End of Transaction detection. When set (1), the inter-
rupt signal (PSINT1) to the ICU is active (1) whenever
the PSTAT.EOT bit is set. When EOTIE is cleared (0),
the PSSTAT.EOT bit does not affect the interrupt signal.
Once set, EOT is not cleared until the shift mechanism
is reset. Therefore EOTIE should be cleared on the first
occurrence of an EOT interrupt. EOTIE should be set (1)
when the PS/2 module is programmed to handle the im-
pending transfer.
This bit is used for enabling the interrupt generation
when the shift mechanism is disabled. When set (1), the
clock input signals are connected to the Interrupt Con-
trol Unit (ICU), to allow implementing an interrupt driven
PS/2 protocol. The three interrupts generated are
PSINT1, PSINT2 and PSINT3, for channels 1, 2 and 3,
respectively. When cleared (0), the three interrupt sig-
nals are low. Note that PSINT1 may be activated (1) by
other interrupt sources of the module.
When the shift mechanism is disabled, no debounce is
applied to the PSCLK inputs before producing the inter-
rupt signals, except for local synchronization.
PS/2 Interface
97
Related parts for ADP315PC87570
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
National Semiconductor [8-Bit D/A Converter]
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
National Semiconductor [Media Coprocessor]
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Digitally Controlled Tone and Volume Circuit with Stereo Audio Power Amplifier, Microphone Preamp Stage and National 3D Sound
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Digitally Controlled Tone and Volume Circuit with Stereo Audio Power Amplifier, Microphone Preamp Stage and National 3D Sound
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
AC97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound
Manufacturer:
National Semiconductor
Part Number:
Description:
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
General Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
8-bit 20 MSPS flash A/D converter.
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Low Noise Quad Operational Amplifier
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Quad High Speed Trapezoidal? Bus Transceiver
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Dual Line Receiver
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
TTL to 10k ECL Level Translator with Latch
Manufacturer:
National Semiconductor
Datasheet: